
intط

Microcommunications Handbook

Components, Boards, Systems, Software for Microcomputer Communications



Order Number: 231658-003

LITERATURE

To order Intel literature write or call:

Intel Literature Sales P.O. Box 58130 Santa Clara, CA 95052-8130 Toll Free Number: (800) 548-4725*

Use the order blank on the facing page or call our Toll Free Number listed above to order literature. Remember to add your local sales tax and a 10% postage charge for U.S. and Canada customers, 20% for customers outside the U.S. Prices are subject to change.

1988 HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information.

NAME	ORDER NUMBER	**PRICE IN U.S. DOLLARS
COMPLETE SET OF 8 HANDBOOKS Save \$50.00 off the retail price of \$175.00	231003	\$125.00
AUTOMOTIVE HANDBOOK (Not included in handbook Set)	231792	\$20.00
COMPONENTS QUALITY/RELIABILITY HANDBOOK (Available in July)	210997	\$20.00
EMBEDDED CONTROLLER HANDBOOK (2 Volume Set)	210918	\$23.00
MEMORY COMPONENTS HANDBOOK	210830	\$18.00
MICROCOMMUNICATIONS HANDBOOK	231658	\$22,00
MICROPROCESSOR AND PERIPHERAL HANDBOOK (2 Volume Set)	230843	\$25.00
MILITARY HANDBOOK (Not included in handbook Set)	210461	\$18.00
OEM BOARDS AND SYSTEMS HANDBOOK	280407	\$18.00
PROGRAMMABLE LOGIC HANDBOOK	296083	\$18.00
SYSTEMS QUALITY/RELIABILITY HANDBOOK	231762	\$20.00
PRODUCT GUIDE Overview of Intel's complete product lines	210846	N/C
DEVELOPMENT TOOLS CATALOG	280199	N/C
INTEL PACKAGING OUTLINES AND DIMENSIONS Packaging types, number of leads, etc.	231369	N/C
LITERATURE PRICE LIST List of Intel Literature	210620	N/C

^{*}Good in the U.S. and Canada

About Our Cover:

In electronics "microcommunications" refers to the new forms of communication made possible by microelectronics. Today microcommunications are increasing productivity by bringing work groups, communities, even nations, closer together. Our central image, that of the familiar helix of the DNA molecule, epitomizes elegance and reliability in communications.

^{**}These prices are for the U.S. and Canada only. In Europe and other international locations, please contact your local Intel Sales Office or Distributor for literature prices.



CUSTOMER SUPPORT

CUSTOMER SUPPORT

Customer Support is Intel's complete support service that provides Intel customers with hardware support, software support, customer training, and consulting services. For more information contact your local sales offices.

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. As you might expect, Intel's customer support is quite extensive. It includes factory repair services and worldwide field service offices providing hardware repair services, software support services, customer training classes, and consulting services.

HARDWARE SUPPORT SERVICES

Intel is committed to providing an international service support package through a wide variety of service offerings available from Intel Hardware Support.

SOFTWARE SUPPORT SERVICES

Intel's software support consists of two levels of contracts. Standard support includes TIPS (Technical Information Phone Service), updates and subscription service (product-specific troubleshooting guides and COMMENTS Magazine). Basic support includes updates and the subscription service. Contracts are sold in environments which represent product groupings (i.e., iRMX environment).

CONSULTING SERVICES

Intel provides field systems engineering services for any phase of your development or support effort. You can use our systems engineers in a variety of ways ranging from assistance in using a new product, developing an application, personalizing training, and customizing or tailoring an Intel product to providing technical and management consulting. Systems Engineers are well versed in technical areas such as microcommunications, real-time applications, embedded microcontrollers, and network services. You know your application needs; we know our products. Working together we can help you get a successful product to market in the least possible time.

CUSTOMER TRAINING

Intel offers a wide range of instructional programs covering various aspects of system design and implementation. In just three to ten days a limited number of individuals learn more in a single workshop than in weeks of self-study. For optimum convenience, workshops are scheduled regularly at Training Centers worldwide or we can take our workshops to you for on-site instruction. Covering a wide variety of topics, Intel's major course categories include: architecture and assembly language, programming and operating systems, bitbus and LAN applications.

CUSTOMER SUPPORT

CUSTOMER SUPPORT

Castomer Support is Intel's complete support service that provides Intel customers with hardware support, scrivers support, customer irraning, and consulting services. For more information contact your local sales offices:

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. As you might expect, linely customer support is quite extensive. It includes factory repair services and worldwide field services offices are vidently services, customer training classes, and consulting services.

HARDWARE SUPPORT SERVICES

burd as committed to providing an international service support package through a wide variety of service offerings available from In at Hardware Support.

SOFTWARE SUPPORT SERVICES

inter's software support consists of two levels of contracts. Standard support includes TIPS (Technical Information Proceedings of the Support includes and subscription service (product specific troubleshooting guides and COMMENTS Magazine). Basic support includes updates and the subscription service. Contracts are sold in environments which represent product grouping (i.e., iRMX environment).

CONSULTING SURVICES

intel provides field systems engineering services for any plase of your development or support effort. You can use our systems engineers in a variety of ways ranging from assistance in using a new product, developing an application, personalizing training, and outstanding or tailoring an intel product to providing technical and management consulting. Systems Engineers are well versed in technical areas such as microdomnumications, real-ting applications ended microcostrollers, and activor's services. You know your application seeds: we know our products. Working together we can help you get a successful product to market in the least possible time.

CUSTOMER TEATING

Intel offers a wide range of instructional programs covering various aspects of system design and implementation. In just three to be days a limited number of individuals learn more in a single workshop than in weeks of self-study. For optimum convenience, workshops are scheduled regularly at Training Centers worldwide or we can take our workshops to you for on-site instruction. Covering a wide variety of topics, Intel's major course categories include architecture and assembly language, programming and operating systems, bithus and LAN applications.

Intel the Microcomputer Company:

When Intel invented the microprocessor in 1971, it created the era of microcomputers. Whether used as microcontrollers in automobiles or microwave ovens, or as personal computers or supercomputers, Intel's microcomputers have always offered leading-edge technology. In the second half of the 1980s, Intel architectures have held at least a 75% market share of microprocessors at 16 bits and above. Intel continues to strive for the highest standards in memory, microcomputer components, modules, and systems to give its customers the best possible competitive advantages.

HANDBOOK

Nove, BITBUS, COMMputer, CREDIT, Data Pipeline, FASTPATH SENIUS, I, & ICE, ICEL, ICS, IDBP, IDIS, IPICE, ILBX, I_m, IMDDX, IMMX Rhocard, Insite, Intel, Int_{el}, Int_{el}, IDIS, IPICE, ILBX, I_m, IMDDX, IMMX Rhocard, Intellier, Intelligent Identifier, Int_{el}, Igent Programming, Intellier, Intellier, IOSP PDS, IPSC, IRMX, IRMX, ISBC, ISBM, ISXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME NULTIBUS, MULTICHANNEL, MULTIMODULE, MUISSERVER, ONCE DUEST, OTP, PC-3USBLE, Plug-A-Bubble, PROMPT, Promisers Searchess SLD, SugarGube, SupportNET, UPI, and VLSICEL, and the continuation of ICE, ICS, IRMX, ISBC, ISBX, ISXM, MCS, or UPI and second accordinates.

1988

most benisted and variety manual or other laid literature may be obtained from

Intel Corporation
Literature Distribution
Mail Stop SO6-59
3065 Bowers Avenue

SINTEL CONFEDERATION FROM

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

Above, BITBUS, COMMputer, CREDIT, Data Pipeline, FASTPATH, GENIUS, i, î, ICE, iCEL, iCS, iDBP, iDIS, I²ICE, iLBX, i_m, iMDDX, iMMX, Inboard, Insite, Intel, int_ell, int_elBOS, Intel Certified, Intelevision, int_eligent Identifier, int_eligent Programming, Intellec, Intellink, iOSP, iPDS, iPSC, iRMK, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, MultiSERVER, ONCE, OPENNET, OTP, PC-BUBBLE, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Quick-Pulse Programming, Ripplemode, RMX/80, RUPI, Seamless, SLD, SugarCube, SupportNET, UPI, and VLSiCEL, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix, 4-SITE.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation Literature Distribution Mail Stop SC6-59 3065 Bowers Avenue Santa Clara, CA 95051

Table of Contents

Alphanumeric Index Microcommunications Overview AP-302	viii xi
SECTION ONE—DATA COMMUNICATIONS COMPONENTS	
dem Products CHAPTER 1 CHITECTURAL OVERVIEW	
Local Area Networks jeż girlo meboki mepitletni 298 0002 0002	
CSMA/CD Access Method	
89024 2400 BPS Intelligent Modem Chip Set	
82586 Local Area Network Coprocessor	1-1
82C501 Ethernet Serial Interface	1-38
82502 Ethernet Transceiver Chip	1-51
82592 Advanced CSMA/CD LAN Controller with 16-Bit Data Path	1-81
82588 High Integration Lan Control	1-98
ARCHITECTURAL OVERVIEW	
82560 Host Interface and Memory Manager	1-124
An 82586 Data Link Driver AP-235	1-134
Implementing Ethernet/Cheapernet with the Intel 82586 AP-274	1-214
Implementing StarLAN with the Intel 82588 AP-236	1-303
Token-Passing Bus Access Method ARCHITECTURAL OVERVIEW	
iMCC MAP Communications Controller Component Set	1-377
ARCHITECTURAL OVERVIEW iMCC MAP Communications Controller Component Set	
Wide Area Networks	
POTS TI ansoever the end the total AP 282 See See See See See See See See See Se	
8251A Programmable Communication Interface	2-1
82050 Asynchronous Communications Controller 82510 Asynchronous Serial Controller (SCC)	2-26
8273 Programmable HDLC/SDLC Protocol Controller	
8274 Multi-Protocol Serial Controller (MPSC)	2-112
82530/82530-6 Serial Communications Controller (SCC)	2-150
APPLICATION NOTES Designing with the 82510 Asynchronous Serial Conroller AP-401 High Performance Driver for 82510 AP-310 Using the 8273 SDLC/HDLC Protocol Controller AP-36	0.100
High Performance Driver for 82510 AP-310	2-182
Using the 8273 SDLC/HDLC Protocol Controller AP-36	2-293
Asynchronous Communication with the 8274 Multiple Protocol Serial Controller	
AP-134	2-345
AP-145	2-383
Asynchronous and SDLC Communications with the 82530 AP-222	2-421
CHAPTER 3 Codect/Filter Combochip A.P. 142	
Other Components arougosis Marraya—3384T Mon	
DATA SHEETS 8291A GPIB Talker/Listener	3-1
8292 GPIB Controller	3-33
8294A Data Encryption/Decryption Unit	3-52
APPLICATION NOTES	
Using the 8291A GPIB Talker/Listener AP-166	3-65
Using the 8292 GPIB Controller AP-66	3-95

Table of Contents (Continued)

SECTION TWO—TELECOMMUNICATION COMPONENTS	
СНАРТЕЯ 4 ВТИЗИОЧНОО ВИОГТАОМИМИМОО АТАС-ЗИО ИО	
Modem Products	19AHO
89024 2400 BPS Intelligent Modem Chip Set MEKPC 89024, PC Card Modem Evaluation Kit for 89024 89024 MEK2, 89024 Enhanced Modem Evaluation Kit	AG 4-10 4-31
CHAPTER 5	400
iATC Advanced Telecommunications Components for Analog and ISDN	
Applications SLD Interface Specification DATA SHEETS iATC 29C48 Feature Control Combo	5-1
iATC 29C48 Feature Control Combo	QA 5-5
iATC 29C50A Feature Control Combo iATC 29C51 Feature Control Combo iATC 2952 Integrated Line Card Controller	. 5-44 5-63
iATC 29C53 Digital Loop Controller	. 5-92
LEK 29C53 Line Card Evaluation Kit TEK 29C53 Terminal Evaluation Kit APPLICATION NOTES	
29C51 Line Balancing Application Brief AP-225 29C53 Transceiver Line Interfacing AP-282	. 5-109
ISDN Applications with 29C53 and 80188 AP-400	. 5-130
CHAPTER 6 (COS) reference Serial Control of the Identified Control of the Identified Cost o	
CHAPTER 6 PCM Codec/Filter and Combo DATA SHEETS 2910A PCM Codec-μ Law 8-Bit Companded A/D and D/A	
2910A PCM Codec-μ Law 8-Bit Companded A/D and D/A 2911A-1 PCM Codec-A Law 8-Bit Companded A/D and D/A 2912A PCM Transmit/Receive Filter 2913 and 2914 Combined Single-Chip PCM Codec and Filter 29C13 and 29C14 CHMOS Combined Single-Chip PCM Codec and Filter 2916/2917 HMOS Combined Single-Chip PCM Codec and Filter	. 6-67
29C16 and 29C17 16-Pin CHMOS Single-Chip PCM Codec and Filter	. 6-105
Applications Information 2910A/2911A/2912A Designing Second-Generation Digital Telephony Systems Using the Intel	. 6-122
2913/2914 Codec/Filter Combochip AP-142	. 6-125
SECTION THREE—STSTEM PRODUCTS	
CHAPTER 7 AIRENT	
Local Area Networking Boards and Software self-office of Blad ages and DATA SHEETS in CM 911.1 Intelligible Ethernet Cluster Medule	
iDCM 911-1 Intellink Ethernet Cluster Module iNA 960/961 Transport and Network Software iRMX Networking Software Release 2.0 iSBC 186/51 Communicating Computer iSBC 186/530 MULTIBUS II Ethernet Communications Engine iSBC 552A and iSXM 552A Communication Engine Products	. 7-3 . 7-13 . 7-21 . 7-33

Table of Contents (Continued)

6-67 6-106 6-109 6-1 6-19 6-34 6-46	iSBX 586 Ethernet Data Link Communication Engine	7-56 7-65 7-71 7-73
CHAP	2917 HMOS Combined Single-Chip PCM Codec and Filter	
Cor	ial Communication Boards and Software metayadus noitsoinummoo AMS	
Sei	ATA SHEETS	
92-20	ATA SHEETS iSBC 88/45 Advanced Data Communications Processor Board	8-1
	iSBC 188/56 Advanced Data Communications Processor iSBC 534 Four Channel Communications Expansion Board iSBC 544 Intelligent Communications Controller iSBC 548 High Performance Terminal Controller iSBC 561 SOEMI Controller Board iSBX 351 Serial I/O MULTIMODULE Board iSBX 354 Dual Channel Serial I/O MULTIMODULE Board iSBC 186/410 MULTIBUS II Serial Communications Computer	8-10 8-19 8-24 8-33
48-1 F		
18-1	ACT SHEETS VPM 188 Async/BiSync Communications Subsystem	8-65
	3270 SNA Communication Subsystem	8-67
	ozro drav dominanou dabojotom	
	GPIB Talker/Listener	
	GPIB Controller	
	Data Encryption/Decryption Unit MEK2/89024 Enhanced Modern Evaluation Kit	
	F. MEKZ/SSUZ4 ENDARGED MODEM EVALUATION A.K.	
	911-1 Intellink Ethernet Cluster Module	
	80/961 Transport and Network Software	
	Networking Software Release 2.0	
	186/410 MULTIBUS II Serial Communications Computer	
	534 Four Channel Communications Expansion Board	

Alphanumeric Index

29C13 and 29C14 CHMOS Combined Single-Chip PCM Codec and Filter	6-67
29C16 and 29C17 16-Pin CHMOS Single-Chip PCM Codec and Filter	6-105
29C51 Line Balancing Application Brief AP-225	5-104
29C53 Transceiver Line Interfacing AP-282	5-109
2910A PCM Codec-μ Law 8-Bit Companded A/D and D/A	6-1
2911A-1 PCM Codec-A Law 8-Bit Companded A/D and D/A	6-19
2912A PCM Transmit/Receive Filter	
2913 and 2914 Combined Single-Chip PCM Codec and Filter	6-46
2916/2917 HMOS Combined Single-Chip PCM Codec and Filter	
3270 SNA Communication Subsystem	8-67
82C501 Etnernet Serial Interrace	1-38
82050 Asynchronous Communications Controller	2-26
82094 2400 BPS Intelligent Modem Chip Set	4-1
82502 Ethernet Transceiver Chip	1-51
8251A Programmable Communication Interface	2-1
82510 Asynchronous Serial Controller (SCC)	2-40
82530/82530-6 Serial Communications Controller (SCC)	2-150
82560 Host Interface and Memory Manager	1-124
82586 Local Area Network Coprocessor	1-1
82588 High Integration Lan Control	1-98
82590 Advanced CSMA/CD LAN Controller with 8-Bit Data Path	1-64
82592 Advanced CSMA/CD LAN Controller with 16-Bit Data Path	1-81
8273 Programmable HDLC/SDLC Protocol Controller	2-80
8274 Multi-Protocol Serial Controller (MPSC)	2-112
8291A GPIB Talker/Listener	3-33
8292 GPIB Controller	3-52
89024 MEK2, 89024 Enhanced Modem Evaluation Kit	4-33
89024 2400 BPS Intelligent Modem Chip Set	4-33
An 82586 Data Link Driver AP-235	1-134
Applications Information 2910A/2911A/2912A	6-122
Asynchronous and SDLC Communications with the 82530 AP-222	2-421
Asynchronous Communication with the 8274 Multiple Protocol Serial Controller AP-134	2-345
Designing with the 82510 Asynchronous Serial Conroller AP-401	2-182
Designing Second-Generation Digital Telephony Systems Using the Intel 2913/2914	2-102
Codec/Filter Combochip AP-142	6-125
High Performance Driver for 82510 AP-310	2-262
iATC 29C48 Feature Control Combo	5-5
iATC 29C50A Feature Control Combo	5-25
iATC 29C51 Feature Control Combo	5-44
iATC 29C53 Digital Loop Controller	5-76
iATC 2952 Integrated Line Card Controller	5-63
iDCM 911-1 Intellink Ethernet Cluster Module	7-1
iMCC MAP Communications Controller Component Set	1-377
iNA 960/961 Transport and Network Software	7-3
iRMX Networking Software Release 2.0	7-13
iSBC 186/410 MULTIBUS II Serial Communications Computer	8-53
iSBC 186/51 Communicating Computer	7-21
iSBC 186/530 MULTIBUS II Ethernet Communications Engine	7-33
iSBC 188/56 Advanced Data Communications Processor	8-10
iSBC 534 Four Channel Communications Expansion Board	8-19
iSBC 544 Intelligent Communications Controller	8-24
iSBC 548 High Performance Terminal Controller	8-33
iSBC 552A and iSXM 552A Communication Engine Products	7-42

Alphanumeric Index (Continued)

iSBC 554 MAP Communication Engine iSBC 561 SOEMI Controller Board iSBC 88/45 Advanced Data Communications Processor Board iSBX 351 Serial I/O Communications Board iSBX 354 Dual Channel Serial I/O MULTIMODULE Board iSBX 586 Ethernet Data Link Communication Engine Implementing Ethernet/Cheapernet with the Intel 82586 AP-274 Implementing StarLAN with the Intel 82588 AP-236	7-56 8-37 8-1 8-42 8-48 7-51 1-214 1-303
ISDN Applications with 29C53 and 80188 AP-400	5-123
ISP188 ISDN Software Package for the 80188	5-92
LEK 29C53 Line Card Evaluation Kit	5-98
MAP Network Development Starter Kits	7-83
MAP Networking Software	7-77
MAPNET Communications Software	7-65
MEKPC 89024, PC Card Modem Evaluation Kit for 89024	4-31
OpenNET Personal Computer Link 2	7-73
Other Available Telecom Literature	5-130
Synchronous Communication with the 8274 Multiple Protocol Serial Controller AP-145 SLD Interface Specification	2-383 5-1
TEK 29C53 Terminal Evaluation Kit	5-101
Using the 8273 SDLC/HDLC Protocol Controller AP-36	2-293
Using the 8291A GPIB Talker/Listener AP-166	3-65
Using the 8292 GPIB Controller AP-66	3-95
VPM 188 Async/BiSync Communications Subsystem	8-65
XENIX-Net Networking OpenNET Product Family	7-71

Alphanumeric index (commuea)

7-56	
	FSBC 88/45 Advanced Data Communications Processor Board
	ISBX 354 Dust Channel Serial I/O MULTIMODULE Board
7-51	ISBX 586 Ethernet Data Link Communication Engine
	Implementing Start, AIV with the Intel 82588 AP-296
	ISDN Applications with 29C53 and 80188 AP-400
	LEK 29058 Line Card Evaluation Kit
	MAP Network Development Starter Kits
	MAP Networking Software
	MAPNET Communications Software
4-31	MEKPC 89024, PC Card Modern Evaluation ldt for 89024
7-73	
	Synchronous Communication with the 8274 Multiple Protocol Sensi Controller AP-145
	Using the 8273 SQLC/HDLC Protocol Controller AP-36
	Using the 8292 GPIB Controller AP-66
	VPM 188 Asyrc/SiSync Communications Subsystem
	XENIX-Net Neworking OpenNET Product Family



The distances over which information WAIVE

Imagine for a moment a world where all electronic communications were instantaneous. A world where voice, data, and graphics could all be transported via telephone lines to a variety of computers and receiving systems. A world where the touch of a firiger could summon information ranging from stock reports to classical literature and bring it into environments as diverse as offices and labs, factories and living rooms.

Unfortunately, these promises of the Information Age still remain largely unfulfilled. While computer technology has accelerated rapidly over the last twenty years, the communications methods used to tie the wide variety of electronic systems in the world together have, by comparison, failed to keep pace. Faced with a tangle of proprietary offerings, high costs, evolving standards, and incomplete technologies, the world is still waiting for networks that are truly all-encompassing, the missing links to today's communications puzzle.

Enter microcommunications—microchip-based digital communications products and services. A migration of the key electronics communications functions into silicon is now taking place, providing the vital interfaces that have been lacking among the various networks now employed throughout the world. Through the evolution of VLSI (Very Large Scale Integration) technology, microcommunications now can offer the performance required to effect these communications interfaces at affordable costs, spanning the globe with silicon to eradicate the troublesome bottleneck that has plagued information transfer during recent years.

"There are three parts to the communications puzzle," says Gordon Moore, Intel Chairman and CEO. "The first incorporates the actual systems that communicate with each other, and the second is the physical means to connect them—such as cables, microwave technology, or fiber optics. It is the third area, the interfaces between the systems and the physical links, where silicon will act as the linchpin. That, in essence, is what microcommunications is all about."

THE COMMUNICATIONS OF THE BOTTLENECK

Visions of global networks are not new. Perhaps one of the most noteworthy of these has been espoused by Dr. Koji Kobayashi, chairman of NEC Corporation. His view of the future, developed over the nearly fifty years of his association with NEC, is known as C&C (Computers and Communications). It defines the marriage of passive communications systems and computers as processors and manipulators of information, providing the foundation for a discipline that is changing the basic character of modern society.

Kobayashi's macro vision hints at the obstacles confronting the future of C&C. When taken to the micro level, to silicon itself, one begins to understand the complexities that are involved. When Intel invented the microprocessor fifteen years ago, the first seeds of the personal computer revolution were sown, marking an era that over the last decade has dramatically influenced the way people work and live. PCs now proliferate in the office, in factories, and throughout laboratory environments. And their "intimidation" factor has lessened to where they are also becoming more and more prevalent in the home, beginning to penetrate a market that to date has remained relatively untapped.

Thanks to semiconductor technology, the personal computer has raised the level of productivity in our society. But most of that productivity has been gained by individuals at isolated workstations. Group productivity, meanwhile, still leaves much to be desired. The collective productivity of organizations can only be enhanced through more sophisticated networking technology. We are now faced with isolated "islands of automation" that must somehow be developed into networks of productivity.

But no amount of computing can meet these challenges if the corresponding communications technology is not sufficiently in step. The Information Age can only grow as fast as the lowest common denominator—which in this case is the aggregate communications bandwidth that continues to lag behind our increased computing power. Such is the nature of the communications bottleneck, where the growing amounts of information we are capable of generating can only flow as fast as the limited and incompatible communications capabilities now in place. Clearly, a crisis is at hand.

BREAKING UP THE BOTTLENECK

Three factors have contributed to this logiam: lack of industry standards, an insufficient cost/performance ratio, and the incomplete status of available communications technology to date.

Standards—One look at the tangle of proprietary systems now populating office, factory, and laboratory environments gives a good indication of the inherent difficulty in hooking these diverse systems together. And these systems do not merely feature different architectures—they also represent completely different levels of computing, ranging from giant mainframes at one end of the scale down to individual microcontrollers on the other.

The market has simply grown too fast to effectively accommodate the changes that have occurred. Suppliers face the dilemma of meshing product differentiation issues with industry-wide compatibility as

they develop their strategies; opting for one in the past often meant forsaking the other. And while some standards have coalesced, the industry still faces a technological Tower of Babel, with many proprietary solutions vying to be recognized in leadership positions.

Cost/Performance Ratio—While various communications technologies struggle toward maturity, the industry has had to cope with tremendous costs associated with interconnectivity and interoperation. Before the shift to microelectronic interfaces began to occur, these connections often were prohibitively expensive.

Says Ron Whittier, Intel Vice President and Director of Marketing: "Mainframes offer significant computing and communications power, but at a price that limits the number of users. What is needed is cost-effective communications solutions to hook together the roughly 16 million installed PCs in the market, as well as the soon-to-exist voice/data terminals. That's the role of microcommunications—bringing cost-effective communications solutions to the microcomputer world."

• Incomplete Technology—Different suppliers have developed many networking schemes, but virtually all have been fragmented and unable to meet the wide range of needs in the marketplace. Some of these approaches have only served to create additional problems, making OEMs and systems houses loathe to commit to suppliers who they fear cannot provide answers at all of the levels of communications that are now funneled into the bottleneck.

THE NETWORK TRINITY

Three principal types of networks now comprise the electronic communications marketplace: Wide Area Networks (WANs), Local Area Networks (LANs), and Small Area Networks (SANs). Each in its own fashion is turning to microcommunications for answers to its networking problems.

WANs—known by some as Global Area Networks (GANs)—are most commonly associated with the worldwide analog telephone system. The category also includes a number of other segments, such as satellite and microwave communications, traditional networks (like mainframe-to-mainframe connections), modems, statistical multiplexers, and front-end communications processors. The lion's share of nodes—electronic network connections—in the WAN arena, however, resides in the telecommunications segment. This is where the emerging ISDN (Integrated Services Digital Network) standard comes into focus as the most visible portion of the WAN marketplace.

The distances over which information may be transmitted via a WAN are essentially unlimited. The goal of ISDN is to take what is largely an analog global system and transform it into a digital network by defining the standard interfaces that will provide connections at each node.

These interfaces will allow basic digital communications to occur via the existing twisted pair of wires that comprise the telephone lines in place today. This would bypass the unfeasible alternative of installing completely new lines, which would be at cross purposes with the charter of ISDN: to reduce costs and boost performance through realization of an all-digital network.

The second category, Local Area Networks, represents the most talked-about link provided by microcommunications. In their most common form, LANs are comprised of—but not limited to—PC-to-PC connections. They incorporate information exchange over limited distances, usually not exceeding five kilometers, which often takes place within the same building or between adjacent work areas. The whole phenomenon surrounding LAN development, personal computing, and distributed processing essentially owes its existence to microcomputer technology, so it is not surprising that this segment of networking has garnered the attention it has in microelectronic circles.

Because of that, progress is being made in this area. The most prominent standard—which also applies to WANs and SANs—is the seven-layer Open Systems Interconnection (OSI) Model, established by the International Standards Organization (ISO). The model provides the foundation to which all LAN configurations must adhere if they hope to have any success in the marketplace. Interconnection protocols determining how systems are tied together are defined in the first five layers. Interoperation concepts are covered in the upper two layers, defining how systems can communicate with each other once they are tied together.

In the LAN marketplace, a large number of networking products and philosophies are available today, offering solutions at various price/performance points. Diverse approaches such as StarLAN, Token Bus and Token Ring, Ethernet, and PC-NET, to name a few of the more popular office LAN architectures, point to many choices for OEMs and end users.

A similar situation exists in the factory. While the Manufacturing Automation Protocol (MAP) standard is coalescing around the leadership of General Motors, Boeing, and others, a variety of proprietary solutions also abound. The challenge is for a complete set of interfaces to emerge that can potentially tie all of these networks together in—and among—the office, factory, and lab environments.

The final third of the network trinity is the Small Area Network (SAN). This category is concerned with communications over very short distances, usually not exceeding 100 meters. SANs most often deal with chip-to-chip or chip-to-system transfer of information; they are optimized to deal with real-time applications generally managed by microcontrollers, such as those that take place on the factory floor among robots at various workstations.

SANs incorporate communications functions that are undertaken via serial backplanes in microelectronic equipment. While they represent a relatively small market in 1986 when compared to WANs and LANs, a tenfold increase is expected through 1990. SANs will have the greatest number of nodes among network applications by the next decade, thanks to their preponderance in many consumer products.

While factory applications will make up a large part of the SAN marketplace probably the greatest contributor to growth will be in automotive applications. Microcontrollers are now used in many dashboards to control a variety of engine tasks electronically, but they do not yet work together in organized and efficient networks. As Intel's Gordon Moore commented earlier this year to the New York Society of Security Analysts, when this technology shifts into full gear during the next decade, the total automobile electronics market will be larger than the entire semiconductor market was in 1985.

MARKET OPPORTUNITIES

Such growth is also mirrored in the projections for the WAN and LAN segments, which, when combined with SANs, make up the microcommunications market pie. According to Intel analysts, the total silicon microcommunications market in 1985 amounted to \$522 million. By 1989, Intel predicts this figure will have expanded to \$1290 million, representing a compounded annual growth rate of 25%.

And although the WAN market will continue to grow at a comfortable rate, the SAN and LAN pieces of the pie will increase the most dramatically. Whereas SANs represented only about 12.5% (\$65 million) in 1985, they could explode to 22.5% (\$290 million) of the larger pie by 1989. This growth is paralleled by increases in

the LAN segment, which should grow from 34.5% of the total silicon microcommunications market in 1985 to 44.5% of the expanded pie in 1989.

Opportunities abound for microcommunications suppliers as the migration to silicon continues. And perhaps no VLSI supplier is as well-positioned in this marketplace as Intel, which predicts that 50% of its products will be microcommunications-related by 1990. The key here is the corporation's ability to bridge the three issues that contribute to the communications bottleneck: standards, cost-performance considerations, and the completeness of microcomputer and microcommunications product offerings.

INTEL AND VLSI: THE MICROCOMMUNICATIONS MATCH

Intel innovations helped make the microcomputer revolution possible. Such industry "firsts" include the microprocessor, the EPROM, the E2PROM, the microcontroller, development systems, and single board computers. Given this legacy, it is not surprising that the corporation should come to the microcommunications marketplace already equipped with a potent arsenal of tools and capabilities.

The first area centers on industry standards. As a VLSI microelectronic leader, Intel has been responsible for driving many of the standards that are accepted by the industry today. And when not actually initiating these standards, Intel has supported other existing and emerging standards through its longtime "open systems" philosophy. This approach protects substantial customer investments and ensures easy upgradability by observing compatibility with previous architectures and industry-leading standards.

Such a position is accentuated by Intel's technology relationships and alliances with many significant names in the microcommunications field. Giants like AT&T in the ISDN arena, General Motors in factory networking, and IBM in office automation all are working closely with Intel to further the standardization of the communications interfaces that are so vital to the world's networking future.

Cost/performance considerations also point to Intel's strengths. As a pioneer in VLSI technology, Intel has been at the forefront of achieving greater circuit densities and performance on single pieces of silicon: witness the 275,000 transistors housed on the 32-bit 80386, the highest performance commercial microprocessor ever built. As integration has increased, cost-per-bit has decreased steadily, marking a trend that remains consistent in the semiconductor industry. And one thing is



certain: microcommunications has a healthy appetite for transistors, placing it squarely in the center of the VLSI explosion.

But it is in the final area—completeness of technology and products—where Intel is perhaps the strongest. No other microelectronic vendor can point to as wide an array of products positioned across the various segments that comprise the microelectronic marketplace. Whether it be leadership in the WAN marketplace as the number one supplier of merchant telecommunications components, strength in SANs with world leadership in microcontrollers, or overall presence in the LAN arena with complete solutions in components, boards, software, and systems, Intel is a vital presence in the growing microcommunications arena.

MICROCOMMUNICATIONS MATCH

mice movements seepec mass are microcomputer twolation possible. Such industry "firsts" include the
microprocessor, the EPROM, the E2PROM, the
microcontroller, development systems, and single board
computers. Given this segrey, it is not surprising that
the corporation should come to the microcommunications marketplace already equipped with a potent arse-

The first area centers on industry standards. As a VLSI microelectronic leader, Intel has been responsible for driving many of the standards that are accepted by the industry today. And when not actually initiating these standards. Intel has superited ether existing and emerging standards through its longtime "open systems" philosophy. This approach protests substantial coustomer investments and ensures easy upgradability by observing compatibility with previous architectures and industry-leading standards.

Such a position is accentuated by Intel's technology relationships and alliances with many significant names in the microcommunications field. Giants like A L&T in the ISDN arens, General Motors in factory networking, and IBM in office automation all are working closely with Intel to further the standardization of the communications interfaces that are so vital to the world's networking future.

Cost/performance considerations also point to Intel's strengths. As a pioneer in VLSI technology, tatel has been at the forefront of achieving greater efecut detailies and performance on single pieces of silicon; witness the 275,000 transistors housed on the 32-bit 80386, the highest performance commercial microprocessor even built. As integration has increased, cost-per-bit has decreased steedily, marking a trend that remains consist-

That leadership extends beyond products. Along with its own application software, Intel is promoting expansion through partnerships with many different independent software vendors (ISVs), ensuring that the necessary application programs will be in place to fuel the gains provided by the silicon "engines" residing at the interface level. And finally, the corporation's commitment to technical support training, service, and its strong force of field applications engineers guarantees that it will back up its position and serve the needs that will continue to spring up as the microcommunications evolution becomes a reality.

Together, all the market segment alluded to in this article comprise the world of microcommunications, a world coming closer together every day as the web of networking solutions expands—all thanks to the technological ties that bind, reaching out to span the globe with silicon.

retance in many consumer products.

Nidic factory applications will make up a large part of the SAN marketplace probably the greatest contributor to growth will be in automotive applications. Microprotifers are now used in many dashboards to centrol variety of eigine lasks electronically, but they do not at work together in organized and efficient networks. Intel's Conton Moore commented earlier this year to the New York Society of Security Analysts, when the total automobile electronics market will be after the total automobile electronics market will be anger than the entire semiconductor market was in

MARKET OPPORTUNITIES

Such growth is also mirrored in the projections for the WAN and LAN segments, which, when combined with SANs, make up the microcommunications market pie. According to Intel analysts, the total silicon microcommunications market in 1985 amounted to \$522 million. By 1985, fartel predicts this figure will have expanded to \$1220 million, representing a compounded annual market at \$250.

And although the WAN market will continue to grow in a comfortable rule, the SAN and LAN pieces of the pie will increase the most dramatically. Whereas SANs represented only about 12.5% (\$65 million) in 1985, they would explicit to 22.5% (\$690 million) of the largor eye by 1989. This growth is paralleled by increases in

82586

LOCAL AREA NETWORK COPROCESSOR

- Performs Complete CSMA/CD Medium Access Control Functions Independently of CPU
 - High Level Command Interface
- Supports Established and Emerging LAN Standards
 - IEEE 802.3/Ethernet (10BASE5)
 - IEEE 802.3/Cheapernet (10BASE2)
 - IBM PC Network
 - IEEE 802.3/StarLAN (1BASE5)
 - Proprietary CSMA/CD Networks up to 10 Mbps
- **■** On-Chip Memory Management
 - Automatic Buffer Chaining
 - Buffer Reclaim After Receipt of Bad Frames
 - Save Bad Frames, Optionally
- Interfaces to 8-bit and 16-bit Microprocessors
- 48 Pin DIP and 68 Pin PLCC

(see "Intel Packaging" Document, Order Number: 231369-001)

- Supports Minimum Component Systems
 - Shared Bus Configuration
 - Interface to iAPX 186 and 188
 Microprocessors without Glue
- **Supports High Performance Systems**
 - Bus Master, with On-Chip DMA
 - 5 MBytes/Sec Bus Bandwidth
 - Compatible with Dual Port Memory
 - Back to Back Frame Reception at 10
 Mbps
- Network Management
 - CRC Error Tally
 - Alignment Error Tally
 - Location of Cable Faults
- Self-Test Diagnostics
 - Internal Loopback
 - External Loopback
 - Internal Register Dump
 - Backoff Timer Check





Figure 1. 82586 Functional Block Diagram

*IBM is a trademark of International Business Machines Corp.








Figure 2. 82586 Pinout Diagrams



The 82586 is an intelligent, high performance Local Area Network coprocessor, implementing the CSMA/CD access method (Carrier Sense Multiple Access with Collision Detection). It performs all time-crystal functions independently of the host processor, which maximizes performance and network efficiency.

The 82586 performs the full set of IEEE 802.3 CSMA/CD media access control and channel interface functions including: framing, preamble generation and stripping, source address generation, destination address checking, CRC generation and checking, short frame detection. Any data rate up to 10 Mb/s can be used.

The 82586 features a powerful host system interface. It automatically manages memory structures with command chaining and bidirectional data chaining. An on-chip DMA controller manages 4 channels transparently to the user. Buffers containing errored or collided frames can be automatically recovered. The 82586 can be configured for 8-bit or 16-bit data path, with maximum burst transfer rate of 2 or 4 Mbyte/sec. respectively. Memory address space is 16 Mbyte maximum.

The 82586 provides two independent 16 byte FIFOs, one for receiving and one for transmitting. The threshold for block transfer to/from memory is programmable, enabling the user to optimize bus overhead for a given worst case bus latency.

The 82586 provides a rich set of diagnostic and network management functions including: internal and external loopbacks, exception condition tallies, channel activity indicators, optional capture of all frames regardless of destination address, optional capture of errored or collided frames, and time domain reflectometry for locating faults in the cable.

The 82586 can be used in either baseband or broadband networks. It can be configured for maximum network efficiency (minimum contention overhead) for any length network operating at any data rate up to 10 Mbps. The controller supports address field lengths of 1, 2, 3, 4, 5, or 6 bytes. It can be configured for either the IEEE 802.3/Ethernet or HDLC method of frame delineation. Both 16-bit and 32-bit CRC are supported.

The 82586 is fabricated in Intel's reliable HMOS II 5V technology and is available in a 48 pin DIP or 68 pin PLCC package.

Table 1. 82586 Pin Description

Symbol	48 Pin DIP Pin No.	68 Pin PLCC Pin No.	Type Level	Name and Function
V _{CC} , V _{CC}	48, 36	8, 9, 10, 11, 61, 62	quinein) ł	System Power: +5V Power Supply.
V _{SS} , V _{SS}	12, 24	26, 27, 41, 42, 43, 44	clock ing	System Ground.
	lote: This pin	ran LOW, MIN/ per LOW, MIN/ peration time multiplexe 4) bus. When c	, ST (Max) 82586 o form the	RESET is an active HIGH internally synchronized signal, causing the 82586 to terminate present activity immediately. The signal must be HIGH for at least four clock cycles. The 82586 will execute RESET within ten system clock cycles starting from RESET HIGH. When RESET returns LOW, the 82586 waits for the first CA to begin the initialization sequence.
TxD	27	22 tho	0 TTL	Transmitted Serial Data output signal. This signal is HIGH when not transmitting.
	tch during t1 . The lines at acquired. Act	e 7 ou 23 8 mo ation. They sw memory cycle the bus is not	nory oper the entin	Transmit Data Clock. This signal provides timing information to the internal serial logic, depending upon the mode of data transfer. For NRZ mode of operation, data is transferred to the TxD pin on the HIGH to LOW clock transition.
RxD	25	24	1	Received Data Input Signal.
St printed	asemble vici	riem arti to 61	TIL	A197S6 2 58 0 During tt 8
	i, its timing is	ibni z 28†e e an ele, end is HiGi during write o	phewil cy	Received Data Clock. This signal provides timing information to the internal shifting logic depending upon the mode of data transfer. For NRZ data, the state of the RxD pin is sampled on the HIGH to LOW clock transition.

^{*}See D.C. Characteristics.



Table 1, 82586 Pin Description (Continued) dold description as a 38358

Symbol	48 Pin DIP Pin No.	68 Pin PLCC Pin No.	Type Level	SMA/CD access noticed and Function and Maltiple and Small and Smal
		21 nevi rion a aebivor rottonut tneme	UTT L K manar	Request To Send signal. When LOW, notifies an external interface that the 82586 has data to transmit. It is forced HIGH after a Reset and while the Transmit Serial Unit is not sending data.
	od frames, bing faults in	wity in 20 ators rolled or column to rolled or column to local and an act in a can be used	nelTilogi ture of e n reflect	Active LOW Clear To Send input enables the 82586 transmitter to actually send data. It is normally used as an interface handshake to RTS. This signal going inactive stops transmission. It is internally synchronized. If CTS goes inactive, meeting the setup time to TxC negative edge, transmission is stopped and RTS goes inactive within, at most, two TxC cycles.
	supports if or social social social ethers	n network ope The controlle 2, 3, 4, 5, or	or to artigue to both us sas C	Active LOW Carrier Sense input used to notify the 82586 that there is traffic on the serial link. It is used only if the 82586 is configured for external Carrier Sense. When so configured, external circuitry is required for detecting serial link traffic. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles.
		s tab eff. ed in gy and is ava peckage. n	SZESS (e4TTold oin PLOC secriptio	Active LOW Collision Detect input is used to notify the 82586 that a collision has occurred. It is used only if the 82586 is configured for external Collision Detect. External circuitry is required for detecting the collision. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles. During transmission, the 82586 is able to recognize a collision one bit time after preamble transmission has begun.
INT	38	eladas 6 mod 3	O TTL	Active HIGH Interrupt request signal.
CLK	32	15	MOS	The system clock input from the 80186 or another symmetric clock generator.
MN/MX	33 No. 8 No.	14 Holle of learning to pro- main and learning to pro- stanting from	TTL S. The S.	When HIGH, MN/MX selects RD, WR, ALE DEN, DT/R (Minimum Mode). When LOW, MN/MX selects A22, A23, READY, S0, S1 (Maximum Mode). Note: This pin should be static during 82586 operation.
AD0-AD15	6-11, 13-22	29-33, 36- 40, 45, 48, 49, 50, 53, 54	TTL sine?	These lines form the time multiplexed memory address (t1) and data (t2, t3, tW, t4) bus. When operating with an 8-bit bus, the high byte will output the address during the entire cycle. AD0-AD15 are floated after a RESET or when the bus is not acquired.
A16-A18 A20-A23	1, 3–5 45–47	55–57, 59, 63–65	TTL ATT to the To	These lines constitute 7 out of 8 most significant address bits for memory operation. They switch during t1 and stay valid during the entire memory cycle. The lines are floated after RESET or when the bus is not acquired. Address lines A22 and A23 are not available for use in minimum mode.
A19/S6	2 nimit soblvor objection of the state	87 K. This signal of ternal shifting I ar. For NPZ dar	0 talTToo to the in	During t1 it forms line 19 of the memory address. During t2 through t4 it is used as a status indicating that this is a Master peripheral cycle, and is HIGH. Its timing is identical to that of AD0-AD15 during write operation.



Table 1. 82586 Pin Description (Continued)

Symbol	48 Pin DIP Pin No.	68 Pin PLCC Pin No.	Type Level	Name and Function
HOLD YOU		baéu noman baéu noman b	soft .	HOLD is an active HIGH signal used by the 82586 to request local bus mastership at the end of the current CPU bus transfer cycle, or at the end of the current DMA burst transfer cycle. In normal operation, HOLD goes inactive before HLDA. The 82586 can be forced off the bus by HLDA going inactive. In this case, HOLD goes inactive within four clock cycles in word mode and eight clock cycles in byte mode.
e used by y control and tate, signals ese pins are	3 or during t ignals can t e all memor ne passive s us cycle. Th	s state during the HIGH. These to other to general change from the rest to the table attent a system attent attents as the system.	als.* Any start th	HLDA is an active HIGH Hold Acknowledge signal indicating that the CPU has received the HOLD request and that bus control has been relinquished to the 82586. It is internally synchronized. After HOLD is detected as LOW, the processor drives HLDA LOW. Note, CONNECTING V _{CC} TO HLDA IS NOT ALLOWED because it will cause a deadlock. Users wanting to give permanent bus access to the 82586 should connect HLDA with HOLD.
is signal is en the bus is	ad cycle. The SET and we	ning stemon nd tW of any hat also effer a RE ode only. The	a TTU (Fand fild d.	The CA pin is a Channel Attention input used by the CPU to initiate the 82586 execution of memory resident Command Blocks. The CA signal is synchronized internally. The signal must be HIGH for at least one system clock period. It is latched internally on HIGH to LOW edge and then detected by the 82586.
ion at a	when the bu	ode only. Adda	TTL	The Bus High Enable signal (BHE) is used to enable data onto the most significant half of the data bus. Its timing is identical to that of A16–A23. With a 16-bit bus it is LOW and with an 8-bit bus it is HIGH. Note: after RESET, the 82586 is configured to 8-bit bus.
neven es bebiyo	ti BJA feit	latch 6 is a H bus cycle. Note ode only. Date a 6256/6287 t	n mumii	This active HIGH signal is the acknowledgement from the addressed memory that the transfer cycle can be completed. While LOW, it causes wait states to be inserted. This signal must be externally synchronized with the system clock. The Ready signal internal to the 82586 is a logical OR between READY and SRDY/ARDY.
a cycle, it is of the it is of the it is or when the con-8288 liver. It is ver, it is ver, it is a conserver.	For a write the middle am RESET is used in a bus transcent arrough the it becomes	r a rest oyole. To opining of the control of the co	uTT in the beg from the beg coursed. It is a sing an B of the beg coursed.	This active HIGH signal performs the same function as READY. If it is programmed at configure time to SRDY, it is identical to READY. If it is programmed to ARDY, the positive edge of the Ready signal is internally synchronized. Note, the negative edge must still meet setup and hold time specifications, when in ARDY mode. The ARDY signal must be active for at least one system clock HIGH period for proper strobing. The Ready signal internal to the 82586 is a logical OR between READY (in Maximum Mode only) and SRDY/ARDY. Note that following RESET, this pin assumes ARDY mode.



Table 1, 82586 Pin Description (Continued)

Symbol	48 Pin DIP Pin No.	68 Pin PLCC Pin No.	Type Level	Name and Function
	and of the curre t of the curre tion, HOLD g n be forced o ase, HOLD o	nactive. In this c	al UTsTma anster cycle. ore HLDx A going in nin four ch	0 Not Used Read Memory
	the HOLD in lished to the Discheded to the DW. Note, TALLOWER ers warting t	GH Hold Ackno YU has received has been relind ized. After HOL drives HLDA LC TO HLDA IS NO a deadlock. Us ss to the 82586	nat the Cl s control synchron rocessor ING Voc vill cause	
UPO en	mory resider synchronized	64 mel Attention in execution of me pe CA signal is must be HIGH	e 82586	Used in minimum mode only. The read strobe indicates that the 82586 is performing a memory read cycle. $\overline{\text{RD}}$ is active LOW during t2, t3 and tW of any read cycle. This signal is pulled HIGH and floated after a RESET and when the bus is not acquired.
	used to ena			Used in minimum mode only. The write strobe indicates that the 82586 is performing a write memory cycle. WR is active LOW during t2, t3 and tW of any write cycle. It is pulled HIGH and floats after RESET and when the bus is not acquired.
ALE mort	cycle can be	o 8-bit 5us. o 8-bit 5us. nat the acknowat the transfer. W, it causes we	d-bo bes ITT LITT HIGH sig memory t While LC	Used in minimum mode only. Address Latch Enable is provided by the 82586 to latch the address into the 8282/8283 address latch. It is a HIGH pulse, during t1 ('clock low') of any bus cycle. Note that ALE is never floated.
	SRDY/ARD same functi ture time to S med to ARD atemally ge must still t	real by externation READY and an READY and and participant its in program to ready signal is the negative and the negative and		3
	g. The Read between RE IDY. Note th	and SRDY/ALL and SRDY/ALL and SRDY/ALL apin assumes.	sigro me putti for putti for he \$2588 fode only ESET, thi	Used in minimum mode only. DT/\overline{R} is used in non-8288 systems using an 8286/8287 data bus transceiver. It controls the direction of data flow through the Transceiver. Logically, DT/\overline{R} is equivalent to $\overline{S1}$. It becomes valid in the t4 preceding a bus cycle and remains valid until the final t4 of the cycle. This signal is pulled HIGH and floated after a RESET or when the bus is not acquired.

1-6

NOTE: *8288 does not support 10 MHz operation.



82586/HOST CPU INTERACTION

Communication between the 82586 and the host is carried out via shared memory. The 82586's on-chip DMA capability allows autonomous transfer of data blocks (buffers, frames) and relieves the CPU of byte transfer overhead. The 82586 is optimized to interface the iAPX 186, but due to the small number of hardware signals between the 82586 and the CPU, the 82586 can operate easily with other processors. The 82586/host interaction is explained separately in terms of the logical interface and the hardware bus interface.

The 82586 consists of two independent units; Command Unit (CU) and Receive Unit (RU). The CU executes commands from shared memory. The RU handles all activities related to frame reception. The CU and RU enable the 82586 to engage in the two types of activities simultaneously: the CU may be fetching and executing commands out of memory, and the RU may be storing received frames in memory. CPU intervention is only required after the CU executes a sequence of commands or the RU stores a sequence of frames.

The only hardware signals that connect the CPU and the 82586 are INTERRUPT and CHANNEL ATTENTION (see Figure 3). Interrupt is used by the 82586 to draw the CPU's attention to a change in the contents of the SCB. Channel Attention is used by the CPU to draw the 82586's attention.

82586 SYSTEM MEMORY STRUCTURE

The Shared Memory structure consists of four parts: Initialization Root, System Control Block (SCB),

Command List, and Receive Frame Area (RFA) (see Figure 4).

The Initialization Root is at a predetermined location in the memory space, (0FFFFF6H), known to both the host CPU and the 82586. The root is accessed at initialization and points to the System Control Block.

The System Control Block (SCB) functions as a bidirectional mail drop between the host CPU, CU and RU. It is the central element through which the CPU and the 82586 exchange control and status information. The SCB consists of two parts, the first of which entails instructions from the CPU to the 82586. These include: control of the CU and RU (START, ABORT, SUSPEND, RESUME), a pointer to the list of commands for the CU, a pointer to the receive frame area, and a set of Interrupt acknowledge bits. The second entails status information keyed by the 82586 to the CPU, including: state of the CU and RU (e.g. IDLE, ACTIVE READY, SUS-PENDED, NO RECEIVE RESOURCES), interrupts bits (command completed, frame received, CU not ready, RU not ready), and statistics (see Figure 4).

The Command List serves as a program for the CU. Individual commands are placed in memory units called a Command Block, or CB. CB's contain command specific parameters and command specific statuses. Specifically, these high level commands are called Action Commands (e.g. Transmit, Configure).

A specific command, Transmit, causes transmission of a frame by the 82586. The Transmit command block includes Destination Address, Length Field, and a pointer to a list of linked buffers that holds the frame to be constructed from several buffers scattered in memory. The Command Unit performs with-




Figure 3. 82586/Host CPU Interaction




Figure 4. 82586 Shared Memory Structure

out the CPU intervention, the DMA of each buffer and the prefetching of references to new buffers in parallel. The CPU is notified only after successful transmission or retransmission.

The Receive Frame Area is a list of Free Frame Descriptors (Descriptors not yet used) and a list of buffers prepared by the user. It is conceptually distinct from the Command List. Frames arrive without being solicited by the 82586. The 82586 must be prepared to receive them even if it is engaged in other activities and to store them in the Free Frame Area. The Receive Unit fills the buffers upon frame reception and reformats the Free Buffer List into received frame structures. The frame structure is virtually identical to the format of the frame to be transmitted. The first frame descriptor is referenced by SCB. A Frame Descriptor and the associated Buffer Descriptor wasted upon receiving a Bad Frame (CRC or Alignment errored, Receive DMA overrun errored, or Collision fragmented frame) are automatically reclaimed and returned to the Free Buffer List, unless the chip is configured to Save Bad Frames.

Receive buffer chaining (i.e. storing incoming frames in a linked list of buffers) improves memory utilization significantly. Without buffer chaining, the user must allocate consecutive blocks of the maximum frame size (1518 bytes in Ethernet) for each frame. Taking into account that a typical frame size may be about 100 bytes, this practice is very inefficient. With buffer chaining, the user can allocate small buffers and the 82586 uses only as many as needed.

In the past, the drawback of buffer chaining was the CPU processing overhead and the time involved in the buffer switching (especially at 10 Mb/s). The 82586 overcomes this drawback by performing buffer management on its own for both transmission and reception (completely transparent to the user).

The 82586 has a 22-bit memory address range in minimum mode and 24-bit memory address range in maximum mode. All memory structures, the System Control Block, Command List, Receive Descriptor List, and all buffer descriptors must reside within one 64K-byte memory segment. The Data Buffers can be located anywhere in the memory space.



TRANSMITTING FRAMES

The 82586 executes high level action commands from the Command List in external memory. Action commands are fetched and executed in parallel with the host CPU's operation, thereby significantly improving system performance. The general action commands format is shown in Figure 5.




Figure 5. Action Command Format

Message transmission is accomplished by using the Transmit command. A single Transmit command contains, as part of the command-specific parameters, the destination address and length field for the transmitted frame along with a pointer to a buffer area in memory containing the data portion of the frame. (See Figure 15.) The data field is contained in a memory data structure consisting of a Buffer Descriptor (BD) and Data Buffer (or a linked list of buffer descriptors and buffers) as shown in Figure 6. The BD contains a Link Field which points to the next BD on the list and a 24-bit address pointing to the Data Buffer itself. The length of the Data Buffer is specified by the Actual Count field of the BD.

Using the BD's and Data Buffers, multiple Data Buffers can be 'chained' together. Thus, a frame with a long Data Field can be transmitted using multiple (shorter) Data buffers chained together. This chaining technique allows the system designer to develop efficient buffer management policies.

The 82586 automatically generates the preamble (alternating 1's and 0's) and start frame delimiter, fetches the destination address and length field from the Transmit command, inserts its unique address as the source address, fetches the data field from




Figure 6. Data Buffer Descriptor and Data Buffer Structure

buffers pointed to by the Transmit command, and computes and appends the CRC at the end of the frame. See Figure 7.

The 82586 can be configured to generate either the Ethernet or HDLC start and end frame delimiters. In the Ethernet mode, the start frame delimiter is 10101011 and the end frame delimiter indicated by the lack of a signal after transmitting the last bit of the frame check sequence field. When in the HDLC mode, the 82586 will generate the 01111110 'flag' for the start and end frame delimiters and perform the standard 'bit stuffing/stripping'. In addition, the 82586 will optionally pad frames that are shorter than the specified minimum frame length by appending the appropriate number of flags to the end of the frame.

In the event of a collision (or collisions), the 82586 manages the entire jam, random wait and retry process, reinitializing DMA pointers without CPU intervention. Multiple frames can be sent by linking the appropriate number of Transmit commands together. This is particularly useful when transmitting a message that is larger than the maximum frame size (1518 bytes for Ethernet).

RECEIVING FRAMES OF PURPOSE OF THE PROPERTY OF

In order to minimize CPU overhead, the 82586 is designed to receive frames without CPU supervision. The host CPU first sets aside an adequate

- tobals	a France Dept	winness fin	mental .	SHIRL LINEAR OF	FIEL HESTERN	DIN AN OR OWN	HOW COLL HAVE BEEN
PREAMBLE : axasi gnide	START FRAME DELIMITER	DEST	SOURCE	LENGTH	DATA FIELD	FRAME CHECK SEQUENCE	END FRAME DELIMITER

ships and to old mood supply and a Figure 7. Frame Format lied metays out awaits if eausood indi




Figure 8. Receive Frame Area Diagram

amount of receive buffer space and then enables the 82586's Receive Unit. Once enabled, the RU 'watches' for any of its frames which it automatically stores in the Receive Frame Area (RFA). The RFA consists of a Receive Descriptor List (RDL) and a list of free buffers called the Free Buffer List (FBL) as shown in Figure 8. The individual Receive Frame Descriptors that make up the RDL are used by the 82586 to store the destination and source address, length field and status of each frame that is received. (Figure 9.)

The 82586, once enabled, checks each passing frame for an address match. The 82586 will recognize its own unique address, one or more multicast addresses or the broadcast address. If a match occurs, it stores the destination and source address and length field in the next available RFD. It then begins filling the next free Data Buffer on the FBL (which is pointed to by the current RFD) with the data portion of the incoming frame. As one DB is filled, the 82586 automatically fetches the next DB on the FBL until the entire frame is received. This buffer chaining technique is particularly memory efficient because it allows the system designer to set aside buffers that fit a frame size that may be much shorter than the maximum allowable frame.




Figure 9. Receive Frame Descriptor

Once the entire frame is received without error, the 82586 performs the following housekeeping tasks:

 Updates the Actual Count field of the last Buffer Descriptor used to hold the frame just received with the number of bytes stored in its associated Data Buffer.

- Frame Descriptor.
- Writes the address of the next free Buffer Descriptor into the next free Receive Frame Descriptor.
- Posts a 'Frame Received' interrupt status bit in the SCB.
- Interrupts the CPU.

In the event of a frame error, such as a CRC error, the 82586 automatically reinitializes its DMA pointers and reclaims any data buffers containing the bad frame. As long as Receive Frame Descriptors and data buffers are available, the 82586 will continue to receive frames without further CPU help.

82586 NETWORK MANAGEMENT AND DIAGNOSTIC FUNCTIONS

The behavior of data communication networks is typically very complex due to their distributed and asynchronous nature. It is particularly difficult to pinpoint a failure when it occurs. The 82586 was designed in anticipation of these problems and includes a set of features for improving reliability and testability.

The 82586 reports on the following events after each frame transmitted:

- Transmission successful.
- Transmission unsuccessful; lost Carrier Sense.
- Transmission unsuccessful: lost Clear-to-Send.
- Transmission unsuccessful; DMA underrun because the system bus did not keep up with the transmission.
- Transmission unsuccessful; number of collisions exceeded the maximum allowed.

The 82586 checks each incoming frame and reports on the following errors, (if configured to 'Save Bad Frame'):

- · CRC error: incorrect CRC in a well aligned frame.
- Alignment error: incorrect CRC in a misaligned frame.
- Frame too short: the frame is shorter than the configured value for minimum frame length.
- Overrun: the frame was not completely placed in memory because the system bus did not keep up with incoming data.
- Out of buffers: no memory resources to store the frame, so part of the frame was discarded.

MAINTENANCE

To perform proper planning, operation, and maintenance of a communication network, the network management entity must accumulate information on network behavior. The 82586 provides a rich set of network-wide diagnostics that can serve as the basis for a network management entity.

Network Activity information is provided in the status of each frame transmitted. The activity indicators are:

- Number of collisions: number of collisions the 82586 experienced in attempting to transmit this frame.
- Deferred transmission: indicates if the 82586 had to defer to traffic on the link during the first transmission attempt.

Statistics registers are updated after each received frame that passes the address filtering, and is longer than the Minimum Frame Length configuration parameter

- CRC errors: number of frames that experienced a CRC error and were properly aligned.
- Alignment errors: number of frames that experienced a CRC error and were misaligned.
- No-resources: number of correct frames lost due to lack of memory resources.
- Overrun errors: number of frame sequences lost due to DMA overrun.

The 82586 can be configured to Promiscuous Mode. In this mode it captures all frames transmitted on the Network without checking the Destination Address. This is useful in implementing a monitoring station to capture all frames for analysis.

The 82586 is capable of determining if there is a short or open circuit anywhere in the Network using the built in Time Domain Reflectometer (TDR) mechanism.

STATION DIAGNOSTICS

The chip can be configured to External Loopback. The transmitter to receiver interconnection can be placed anywhere between the 82586 and the link to locate faults, for example: the 82586 output pins, the Serial Interface Unit, the Transceiver cable, or in the Transceiver.



The 82586 has a mechanism recognizing the transceiver 'heart beat' signal for verifying the correct operation of the Transceiver's collision detection circuitry.

82586 SELF TESTING

The 82586 can be configured to Internal Loopback. It disconnects itself from the Serial Interface Unit, and any frame transmitted is received immediately. The 82586 connects the Transmit Data to the Receive Data signal and the Transmit Clock to the Receive Clock.

The Dump Command causes the chip to write over 100 bytes of its internal registers to memory.

The Diagnose command checks the exponential Backoff random number generator internal to the 82586

CONTROLLING THE 82586

The CPU controls operation of the 82586's Command Unit (CU) and Receive Unit (RU) of the 82586 via the System Control Block.

THE COMMAND UNIT (CU)

The Command Unit is the logical unit that executes Action Commands from a list of commands very similar to a CPU program. A Command Block (CB) is associated with each Action Command.

The CU can be modeled as a logical machine that takes, at any given time, one of the following states:

- IDLE—CU is not executing a command and is not associated with a CB on the list. This is the initial state.
- SUSPENDED—CU is not executing a command but (different from IDLE) is associated with a CB on the list.
- ACTIVE—CU is currently executing an Action Command, and points to its CB.

The CPU may affect the CU operation in two ways: issuing a CU control Command or setting bits in the COMMAND word of the Action Command.

THE RECEIVE UNIT (RU)

The Receive Unit is the logical unit that receives frames and stores them in memory.

The RU is modeled as a logical machine that takes, at any given time, one of the following states:

- IDLE—RU has no memory resources and is discarding incoming frames. This is the initial RU state.
- NO-RESOURCES—RU has no memory resources and is discarding incoming frames. This state differs from the IDLE state in that RU accumulates statistics on the number of frames it had to discard.
- SUSPENDED—RU has free memory resources to store incoming frames but discard them anyway.




Figure 10. System Control Block (SCB) Format



• READY—RU has free memory resources and stores incoming frames.

The CPU may affect RU operation in three ways: issuing an RU Control Command, setting bits in Frame Descriptor, FD, COMMAND word of the frame currently being received, or setting EL bit of Buffer Descriptor, BD, of the buffer currently being filled.

SYSTEM CONTROL BLOCK (SCB)

The System Control Block is the communication mail-box between the 82586 and the host CPU. The SCB format is shown in Figure 10.

The host CPU issues Control Commands to the 82586 via the SCB. These commands may appear at any time during routine operation, as determined by the host CPU. After the required Control Command is setup, the CPU sends a CA signal to the 82586.

SCB is also used by the 82586 to return status information to the host CPU. After inserting the required status bits into SCB, the 82586 issues an Interrupt to the CPU.

The format is as follows:

STATUS word: Indicates the status of the 82586. This word is modified only by the 82586. Defined bits are:

CX	(Bit 15)	A command in the CBL having its 'I' (interrupt) bit set has been executed.
FR	(Bit 14)	A frame has been received.
CNR	(Bit 13)	The Command Unit left the Active state.
RNR	(Bit 12)	The Receive Unit left the Ready state.
CUS	(Bits 8–10)	(3 bits) this field contains the status of the Command
	0 STY	Unit. Valid values are: 0 — Idle 1 — Suspended 2 — Active 3-7 — Not Used
RUS	(Bits 4—6)	(3 bits) this field contains the status of the Receive Unit. Valid values are:
1	2212	1 — Suspended
		2 — No Resources
		3 — Not Used
12. 18.0		4 — Ready
		5-7 — Not Used

COMMAND word: Specifies the action to be performed as a result of the CA. This word is set by the CPU and cleared by the 82586. Defined bits are:

dunase ed	of tell howen	(Action Command) in the com
ACK-CX	(Bit 15)	Acknowledges the command executed event
ACK-FR	(Bit 14)	command executed event. Acknowledges the frame
ACK-CNA	(Bit 13)	received event. • Acknowledes that the
AUK-CIVA	(511 13)	Command Unit became not
100		ready.
ACK-RNR	(Bit 12)	Acknowledges that the
10.00		Receive Unit became not ready.
CUC	(Bits 8-10)	(3 bits) this field contains
16.6		the command to the
		Command Unit.
vhagong %	o number	NOP (doesn't affect current state of the unit).
	a CRC erp	Start execution of the first
		command on the CBL. If a
		command is in execution,
		then complete it before
caim to missi	dmun arit	starting the new CBL. The
	rome ORO	beginning of the CBL is in CBL OFFSET.
	2	Resume the operation of
	The State of the	the command unit by
		executing the next
ai tank		command. This operation
	o redimun e	accurred trial trie
	dost of or	
MINSED BU	3	previously suspended. Suspend execution of
Part Part	-	commands on CBL after
		current command is
		complete.
MALKE.	4	Abort execution of
paviaces h	redmun e	commands immediately.
RUC	5-7	Reserved, illegal for use. A bita This field contains
MUC	(Bits 4-6)	(3 bits) This field contains the command to the
		receive unit. Valid values
		are:
Of a Wall	0	NCP (does not alter current
		state of unit).
		Start reception of frames. If
III riworle a	wand List.	a frame is being received,
		then complete reception before starting. The
		beginning of the RFA is
		contained in the RFA
Page 1	128978	OFFSET.
Total Control of the	2	Resume frame receiving
2/2/2	1	(only when in suspended
1	3	state.)
7	3	 Suspend frame receiving. If a frame is being received,
ED XXVIJ		then complete its reception
		before suspending.
	4	Abort receiver operation
		immediately.
000-118	5-7	Reserved, illegal for use.
RESET	(Bit 7)	Reset chip (logically the
Mile Mile	R. B. M. B.L.	same as hardware RESET).
		HESET).



CBL-OFFSET: 9 9th self-eq2 brow QMAMMOD

Gives the 16-bit offset address of the first command (Action Command) in the command list to be executed following CU-START. Thus, the 82586 reads this word only if the CUC field contained a CU-START Control Command.

RFA-OFFSET:

Points to the first Receive Frame Descriptor in the Receive Frame Area.

CRCERRS:

CRC Errors - contains the number of properly aligned frames received with a CRC error.

ALNERRS:

Alignment Errors - contains the number of misaligned frames received with a CRC error.

RSCERRS:

Resource Errors - records the number of correct incoming frames discarded due to lack of memory resources (buffer space or received frame descriptors).

OVRNERRS:

Overrun Errors - counts the number of received frame sequences lost because the memory bus was not available in time to transfer them.

ACTION COMMANDS

The 82586 executes a 'program' that is made up of action commands in the Command List. As shown in

Figure 5, each command contains the command field, status and control fields, link to the next action command in the CL, and any command-specific parameters. This command format is called the Command Block.

The 82586 has a repertoire of 8 commands:

NOP
Setup Individual Address
Configure
Setup Multicast Address
Transmit
TDR
Diagnose
Dump

32586 via the SCB. These commands may 90M

This command results in no action by the 82586, except as performed in normal command processing. It is present to aid in Command List manipulation.

NOP command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed
B	(Bit 14)	Busy Executing Command
	\/	
OK	(Bit 13)	Error Free Completion

COMMAND word:

COMMAND WOLG.				
EL	(Bit 15)	End of Command List		
S	(Bit 14)	Suspend After Completion		
1 .00	(Bit 13)	Interrupt After Completion		
CMD	(Bits 0-2)	• NOP = 0		

LINK OFFSET: Address of next Command Block




Figure 11. The NOP Command Block





This command loads the 82586 with the Individual Address. This address is used by the 82586 for rec-

ognition of Destination Address during reception and insertion of Source Address during transmission.

The IA-SETUP command includes the following fields:




Figure 12. The IA-SETUP Command Block

STATUS word (written by 82586).

-	o 11 01 0 (111111	011 07 020007.
Carlt	(Bit 15)	Command Completed
В	(Bit 14) 34	Busy Executing Command
OK	(Bit 13)	Error Free Completion
A	(Bit 12)	Command Aborted

COMMAND word:

EL	(Bit 15)	End of Command List
S	(Bit 14)	Suspend After Completion
1 30	(Bit 13)	Interrupt After Completion
CMD	(Bits 0-2)	• IA-SETUP = 1

LINK OFFSET: Address of next Command Block

INDIVIDUAL ADDRESS: Individual Address parameter

The least significant bit of the Individual Address parameter must be zero for IEEE 802.3/Ethernet. However, no enforcement of 0 is provided by the 82586. Thus, an Individual Address with least significant bit 1, is possible.

CONFIGURE

The CONFIGURE command is used to update the 82586 operating parameters.

The CONFIGURE command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed	
В	(Bit 14)	Busy Executing Command	
OK	(Bit 13)	Error Free Completion	
A (ric	(Bit 12)	Command Aborted	

COMMAND word:

EL S	(Bit 15)	End of Command List Suspend After Completion
ni bav	(Bit 13)	Interrupt After Completion
CMD	(Bits 0-2)	• Configure = 2

LINK OFFSET: Address of next Command Block

Byte 6-7:

BYTE CNT (Bits 0-3)	Byte Count, Number of
associated with	bytes including this one,
Transmit Command	holding the parameters to
Block or Receive	be configured. A number
Frame Descriptor.	smaller than 4 is
For transmitted	interpreted as 4. A
Frame, Source	number greater than 12 is
Address is inserted	interpreted as 12.




Figure 13. The CONFIGURE Command Block

FIFO-LIM	(Bits 8-11)	Value of FIFO Threshold.	e 12. The IA-SET	1	Address and Length Fields are part of the
Byte 8-9:			200 201 2011 681 8	STANGE S	Transmit/Receive data buffers, including
SRDY/ARDY	(Bit 6) 0	SRDY/ARDY pin operates as ARDY (internal)	bostelon bnammo0 (PREAM-	namend Cor by Execution of Fre still)	Source Address (which
	Command Co	synchronization). SRDY/ARDY pin operates as SRDY (external synchronization). Received bad frames are not saved in memory. Received bad frames are saved in memory.	LEN 12–13) including Frame ind 00 - 2 bytes 01 - 4 bytes	The Advance of the Ad	
SAV-BF	ACCOUNTS TO A STATE OF THE STAT		INT-LPBCK EXT-LPBCK	K (Bit 14)	11 - 16 bytes Internal Loopback External Loopback NOTE: Bits 14 and 15
ADD-LEN	(Bits 8-10)		Byte 10-11:	A taubhibi	THOMAS LOOPSACK.
AL-LOC			LIN-PRIO ACR	(Bits 0-2) (Bits 4-6)	Linear Priority Accelerated Contention Resolution (Exponential Priority)
Number of sing this one, parameters to ed. A number	Including the		BOF-MET	(Bit 7)	Exponential Backoff Method 0 - IEEE 802.3/Ethernet 1 - Alternate Method
n 4 is as 4. A eter than 12 is	sit relienta eterpreted		to update the		The CONFIGURE communities of the State of th



		Late Company of the State Class Control of the Cont
INTER FRAME	(Bits 8-15)	Number indicating the Interframe
SPACING		Spacing in TxC period units.
Byte 12-13:	CRID = 3	13333
SLOT- TIME (L)	(Bits 0-7)	Slot Time Number, Low Byte
SLT-TM (H)	(Bits 8-10)	Slot Time Number, High Bits
RETRY-	(Bits	Maximum Number of
NUM	12–15)	Transmission Retries on Collisions
Byte 14-15:		
PRM	(Bit 0)	Promiscuous Mode
BC-DIS	(Bit 1)	Broadcast Disable
MANCH/	(Bit 2)	Manchester or NRZ
NRZ assess	0	Encoding/DecodingNRZ
	1	Manchester
TONO-CRS	(Bit 3)	Transmit on No
luly a ritiw en	incoming for	Carrier Serise
	0	if CRS Goes Inactive
to be accept	ist Addresses	During Frame Transmission
ignificant byte y by the leas vote also that	d immediatel	Continue
vote also that	xi address. I	Transmission Even if no Carrier Sense
NCRC-INS	(Bit 4)	No CRC Insertion
CRC-16	(Bit 5)	CRC Type:
		32 bit Autodin II CRC
essesses Addresses	cking Multte	Polynomial
		16 bit CCITT CRC Polynomial
BT-STF	(Bit 6)	Ritstuffing:
te bas ano e	o fid imselfin	End of Carrier Mode (Ethernet)
acting bits 2 fo	IGAN 9NI NI I	(Ethernet) • HDLC like Bitstuffing
HOLDERY DIE	ESET causes	THE MARKET WITH BITTER A
PAD	(Bit 7)	Padding
is a MC-SET	Machine regu	No Padding
the HASH ta		
ose length is Each group is		for Donnella don of
in the HASH		Slot Time
CRSF	(Bits 8-9)	Carrier Sense Filter Dit Times
CRS-SRC		
UNG-ONU	(Bit 11)	Source
	0	External
	1	Internal

CDT-SRC	(Bits 12-14 (Bit 15)	Collision Detect Filter in Bit Times Collision Detect Source External
Byte 16:	1	• Internal
MIN-FRM-	(Bits 0-7)	Minimum Number of Bytes in a Frame

CONFIGURATION DEFAULTS

The default values of the configuration parameters are compatible with the IEEE 802.3/Ethernet Standards. RESET configures the 82586 according to the defaults shown in Table 2.

Table 2, 82586 Default Values

	Table 2. 82586 Default Values				
0	Preamble Length (Bytes)	=	8		
	Address Length (Bytes)	=	6		
	Broadcast Disable	MUL :	0		
	CRC-16/CRC-32	stee brusinn	0		
	No CRC Insertion	desags S	0		
	Bitstuffing/EOC	bbA noitema	0 D		
	Padding	=	0		
	Min-Frame-Length (Bytes)	=	64		
	Interframe Spacing	oo quitae co	96		
	Slot Time		512		
	Number of Retries	=	15		
	Linear Priority	firw) brow 8	UT OTE		
1	Accelerated Contention Resol	lution =	0		
1	Exponential Backoff Method	(C) NOI	0		
1	Manchester/NRZ	fer no	0		
	Internal CRS	(81 tis)	0		
	CRS Filter	TEIR 12)	0		
1	Internal CDT		0		
	CDT Filter	=	0		
	Transmit On No CRS	:brow CM	0		
1	FIFO THRESHOLD	(8) (5)	8		
	SRDY/ARDY	(Sit 14)	0		
	Save Bad Frame	100	0		
	Address/Length Location	(Et 13)	0		
1	INT Loopback	=	0		
	EXT Loopback	(9-0 atl8)	0		
1	Promiscuous Mode	_	0		






Figure 14. The MC-SETUP Command Block

MC-SETUP

This command sets up the 82586 with a set of Multicast Addresses. Subsequently, incoming frames with Destination Addresses from this set are accepted.

The MC-SETUP command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed
В	(Bit 14)	Busy Executing Command
OK	(Bit 13)	Error Free Completion
A	(Bit 12)	Command Aborted

COMMAND word:

EL	(Bit 15)	End of Command List
S	(Bit 14)	Suspend After Completion
10	(Bit 13)	Interrupt After Completion
CMD	(Bits 0-2)	• MC-SETUP = 3

LINK OFFSET: Address of next Command Block

MC-CNT: A 14-bit field indicating the number of bytes in the MC-LIST field. MC-CNT is truncated to the nearest multiple of Address Length (in bytes).

Issuing a MC-SETUP command with MC-CNT=0 disables reception of any incoming frame with a Multicast Address.

MC-LIST: A list of Multicast Addresses to be accepted by the 82586. Note that the most significant byte of an address is followed immediately by the least significant byte of the next address. Note also that the least significant bit of each Multicast Address in the set must be a one.

The Transmit-Byte-Machine maintains a 64-bit HASH table used for checking Multicast Addresses during reception.

An incoming frame is accepted if it has a Destination Address whose least significant bit is a one, and after hashing points to a bit in the HASH table whose value is one. The hash function is selecting bits 2 to 7 of the CRC register. RESET causes the HASH table to become all zeros.

After the Transmit-Byte-Machine reads a MC-SET-UP command from TX-FIFO, it clears the HASH table and reads the bytes in groups whose length is determined by the ADDRESS length. Each group is hashed using CRC logic and the bit in the HASH table to which bits 2–7 of the CRC register point is set to one. A group that is not complete has no effect on the HASH table. Transmit-Byte-Machine notifies CU after completion.






Figure 15. The Transmit Command Block

TRANSMIT

The TRANSMIT command causes transmission (and if necessary retransmission) of a frame.

TRANSMIT CB includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed
В	(Bit 14)	Busy Executing Command
OK	(Bit 13)	Error Free Completion
A	(Bit 12)	Command Aborted
S10	(Bit 10)	No Carrier Sense signal during transmission
		(between beginning of Destination Address and end of Frame Check
		Sequence).
S9	(Bit 9)	Transmission
	a	unsuccessful (stopped)
	BUTATE)	due to loss of Clear-to-
		Send signal.
S8	(Bit 8)	Transmission
		unsuccessful (stopped)
		due to DMA underrun,
		(i.e. data not supplied
	0	from the sytem for transmission).
S7	(Bit 7)	Transmission had to
		Defer to traffic on the link.

areque 1	o snone ymn	SDI OF STOR STREET STORE TO LESS				
\$6 \$5	(Bit 6)	Heart Beat, indicates that during Interframe Spacing period after the previous transmission, a pulse was detected on the Collision Detect pin. Transmission attempt stopped due to number of collisions exceeding the				
MAX- COLL	(Bits 3-0)	maximum number of retries. Number of Collisions experienced by this frame. S5 = 1 and MAX-COLL = 0 indicates that there were 16 collisions.				
COMM	AND word:					
EL	(Bit 15)	End of Command List				
S	(Bit 14)	Suspend After Completion				
CSI	(Bit 13)	Interrupt After Completion				
CMD	(Bits 0-2)	• TRANSMIT = 4				

LINK OFFSET: Address of next Command Block

TBD OFFSET: Address of list of buffers holding the information field. TBD-OFFSET = 0FFFFH indicates that there is no Information field.

DESTINATION ADDRESS: Destination Address of the frame.

LENGTH FIELD: Length field of the frame.



STATUS word:

EOF

Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.

ACT(Bits 0–13)

ACTCOUNT

Online

Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.

ACTCOUNT

Online

Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.

ACTCOUNT

Online

Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.

NEXT BD OFFSET: points to next Buffer Descriptor in list. If EOF is set, this field is meaningless.

BUFFER ADDRESS: 24-bit absolute address of buffer.

TIME DOMAIN REFLECTOMETER -

This command performs a Time Domain Reflectometer test on the serial link. By performing the command, the user is able to identify shorts or opens and their location. Along with transmission of 'All Ones,' the 82586 triggers an internal timer. The tim-

er measures the time elapsed from transmission start until 'echo' is obtained. 'Echo' is indicated by Collision Detect going active or Carrier Sense signal drop.

TDR command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed
BIDE	(Bit 14)	Busy Executing Command
OK	(Bit 13)	Error Free Completion

COMMAND word:

Figure 15. The Transr

EL	(Bit 15)	End of Command List
S	(Bit 14)	Suspend After Completion
1	(Bit 13)	Interrupt After Completion
CMD	(Bits 0-2)	• TDR = 5




Figure 16. The Transmit Buffer Description




Figure 17. The TDR Command Block



LINK OFFSET: Address of next Command Block

RESULT word:

LNK-OK	(Bit 15)	No Link Problem
50	767	Identified
XCVR-PRB	(Bit 14)	Transceiver Cable Problem identified (valid only in the case of a Transceiver that does not return Carrier Sense during transmission).
ET-OPN	(Bit 13)	 Open on the link identified (valid only in the case of a Transceiver that returns Carrier Sense during transmission).
ET-SRT	(Bit 12)	 Short on the link identified (valid only in the case of a Transceiver that returns Carrier Sense during transmission).
TIME	(Bits 0-10)	 Specifying the distance to a problem on the link (if one exists) in transmit clock cycles.

DUMP

This command causes the contents of over a hundred bytes of internal registers to be placed in memory. It is supplied as a self diagnostic tool, as well as to supply registers of interest to the user.

DUMP command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	Command Completed
В	(Bit 14)	Busy Executing Command
OK	(Bit 13)	Error Free Completion

COMMAND word:

EL	(Bit 15)	End of Command List
S	(Bit 14)	Suspend After Completion
1	(Bit 13)	Interrupt After Completion
CMD	(Bits 0-2)	• DUMP = 6

LINK OFFSET: Address of next Command Block

BUFFER OFFSET: This word specifies the offset portion of the memory address which points to the top of the buffer allocated for the dumped registers contents. The length of the buffer is 170 bytes.

DUMP AREA FORMAT

Figure 18 shows the format of the DUMP area. The fields are as follows:

Bytes 00H to 0AH: These bytes correspond to the 82586 CONFIGURE command field.

Bytes 0CH to 11H: The Individual Address Register content. IARO is the Individual Address least significant byte.

Bytes 12H to 13H: Status word of last command block (only bits 0-13).




Figure 18. The DUMP Command Block



Bytes 14H to 17H: Content of the Transmit CRC generator. TXCRCRO is the least significant byte. The contents are dependent on the activity before the DUMP command:

After RESET - 'All Ones.'

After successful transmission - 'All Zeros'.

After MC-SETUP command - Generated CRC value of the last MC address, on MC-LIST.

After unsuccessful transmission, depends on where it stopped.

LINK OFFSET: Address of next Command Block:

For 16-bit CRC only TXCRCRO and TXCRCR1 are valid.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\times	$\mathfrak{D}\!\!\!\times\!\!\!$	\propto	\mathbb{Z}	1	FIF	LIA	1	0	\boxtimes	0	0	0	0	0	0
EST LP DCs	LP BCS		EN	AL	AD	DR	LEN	SAV BF	1981	1	1	1	1	1	1
Lin	IN	TER	FRA	ME S	PAC	ING		EBOF		ACF	1	1	LI	N P	RIO
R	ETR	Y N	MU	1	SL	TM	(H)		101	SLO	TH	ME (I	OW	10	91
CDT		ÇDT	F	CRS		CRS	F	PAD	STF	CRC 16	sec ac	TONG	MAN Mily	8C DIS	PRM
1	1.	.1.	1	1	1	1	1		and I	MIN	l FF	RM	LEN	ins	400
			1.4	R 1	hin	il b	na	12/19	1	331	14	RO	TIM	33	20
			14	AR 3							1/4	R 2			
	af	l a	1/4	R 5	\ h	sub	ivit	01	en'	TH	IA	R 4	9 1	90	29
COL	0	OK	0	0	LST	LST	URN	TX	SQET	MAX	0	0	OLL	NUI	W
			TXC	RCR	1					1	TXCF	CR	0	.61	(d)
			TXCF	RCR	3					1	TXCF	CR	2		
37.1	1111		IXCF	RCR	1	110	7 6	1373	40	F	RXCF	RCR	0	24	1000
		-	RXCF	RCR	3					F	RXCF	RCR	2		7.0
			TEMI	PR 1				TEMPR 0							
			TEM			N A		TEMPR 2							
	_	_	TEM		9	_		TEMPR 4							
1	0	RX OK	1	CRC	ALN	0	CIVIN.	SHAT	NO	1	1	1	1	1	1
		(at	HASI	HR 1						+	HASH	4R 0			
			HASI					HASHR 2							
	ania.	15.46	HASI			- 61	1 131	HASHR 4							
			HASH	IR 7				HASHR 6							
OK	eCvR PRB	ET	ET	X	X	X	\bowtie	$\stackrel{\sim}{\rightarrow}$	$\stackrel{X}{\hookrightarrow}$	\bowtie	\times	$\stackrel{\times}{\rightarrow}$	$\stackrel{\sim}{\sim}$	\bowtie	Δ
1	1	1	1	1	1	X	X	X	X	X	X	X	X	X	X
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
X	X	X	X	X	X	X	X	X	A	X	X	X	X	X	X
0	0	0	0	0	0	0	0	0	0	0	0	0	AE	RL	EN

-			11	11	11	N	XTE	IB A	-	LOW)	-		14		13
EL	V	110	lick	110	713		-	RRE		_	all	115	1)		XC
-				1	igi	130		RBD	-	-					
	0	dis	01	OV	100	en	-	TRB	-	-	18 19	718	13/13	18	9.3
37) b	OIT	litte.	ib:	m	sid	CUF	RB	DAI	OR				la.	
- 3	8.10	10	100	(8)	TY I	N Y	cui	A RB	EB	C					194
10	OD.	751	11 1	av	190	80	NX	T FD	ADI	9					
	265)	UC	16	FEE	D	(TE	CUI	R FD	AD	R					
al	110	हाल	THE	1116	32	griti	TEN	MPO!	RARY	,					
EOF	X	111	10	(III	(10)	THE	NX	TTB	CN'	r		245			M
	ALLE	0 0	III	17 1	101	HAF	81	JF A	DR						
70	107 6	977	10	14	100	50	NXT	тв	ADR						
1			M	WEST OF	54		-	TBD	-						
*1		-	1	-	,	,	LA	TBD.	ADR	,,	7.7	, ,	4		7
EL	S	11	1/	11	11	11	11	11	1/1	1/1	11	11	0	ODE	110;
1	0		1	10	-	-	100	СВ		1	1	,	1	-	-
V	1	V	C	V	V	CUI	CB	ADI	R V				1	1	1
						V .	CB A	NO.						1	X
0	0	0	0	0	0	0	l o	0	0	10	0	0	0	To	To
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
X	X	X	X	F	IFO	LI	M	0	X	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0,	0	0	0	0	0	0	0	0	0	0	0	0	0
X	X	X	X	X	X	X	X	X	X	X	\times	X	X	X	X
X	0	0	0	X	SAV	OF ROL	AL LOC	0	0	0	Sus RO	0	0	0	0
0	X	0	RU SUS FD	X	X	X	0	X	ABRT IN PRG	OF CBI	SUS RQ	0	0	0	0
X	FR	CNA	RNR	0	X	1	0	RU	RU	MASAC	RU SUS	0	0	0	0
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	Θ	0	0		\Diamond	0	0	0		A	A	A	A	X	X
7	0	\Diamond	\ominus	0	0	0	0	0	0	Θ	\Diamond	A	(X)	X	X
7	0	0	0	0	0	0	0	0	0	0	0	0	0		X
0	0	0		0	0	0	0			UF A	DR	PTR	(HIC		
-	,		-	0		-	ADR	PR	-	LOW		-11	,,,,,	(1)	
B			7			_	CV D			-048	,				
1	1	T	,	,	B	R + E	-	-	DR	н	. '	1			
0	0	0	0	0	0	0	0	-	-	CV	AMC	ADF	Н		
103					· A	CV	DMA	ADI			M				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	SADY ANDY
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19. The DUMP Area



Bytes 18H to 1BH: Contents of Receive CRC Checker. RXCRCRO is the least significant byte. The contents are dependent on the activity performed before the DUMP command:

After RESET - 'All Ones.'

After good frame reception—

- 1. For CRC-CCITT 0ID0FH
- 2. For CRC-Autodin-II C704DD7BH

After Bad Frame reception - corresponds to the received information.

After reception attempt, i.e. unsuccessful check for address match, corresponds to the CRC performed on the frame address.

NOTE:

Any frame on the serial link modifies this register contents.

Bytes 1CH to 21H: Temporary Registers.

Bytes 22H to 23H: Receive Status Register. Bits 6, 7, 8, 10, 11 and 13 assume the same meaning as corresponding bits in the Receive Frame Descriptor Status field.

Bytes 24H to 2BH: HASH TABLE.

Bytes 2CH to 2DH: Status bits of the last time TDR command that was performed.

NXT-RB-SIZE: Let N be the last buffer of the last received frame, then NXT-RB-SIZE is the number of bytes of available in the N + 1 buffer. EL - The EL bit of the Receive Buffer Descriptor.

NXT-RB-ADR: Let N be the last Receive Buffer used, then NXT-RB-ADR is the BUFFER-ADDRESS field in the N + 1 Receive-Buffer Descriptor, i.e. the pointer to the N + 1 Receive Buffer.

CUR-RB-SIZE: The number of bytes in the last buffer of the last received frame. EL - The EL bit of the last buffer in the last received frame.

LA-RBD-ADR: Look Ahead Buffer Descriptor, i.e. the pointer to N + 2 Receiver Buffer Descriptor.

NXT-RBD-ADR: Next Receive Buffer Descriptor Address. Similar to LA-RBD-ADR but points to N + 1 Receive Buffer Descriptor.

CUR-RBD-ADR: Current Receive Buffer Descriptor Address. Similar to LA-RBD-ADR, but point to Nth Receive Buffer Descriptor.

LINK OFFSET: Address of next Command Block

CUR-RB-EBC: Current Receive Buffer Empty Byte Count Let N be the currently used Receive Buffer. Then CUR-RB-EBC indicates the Empty part of the buffer, i.e. the ACT-COUNT of buffer N is given by the difference between its SIZE and the CUR-RB-EBC.

NXT-FD-ADR: Next Frame Descriptor Address. Define N as the last Receive Frame Descriptor with bits C=1 and B=0, then NXT-FD-ADR is the address of N+2 Receive Frame Descriptor (with B=C=0) and is equal to the LINK-ADDRESS field in N+1 Receive Frame Descriptor.

CUR-FD-ADR: Current Frame Descriptor Address. Similar to next NXT-FD-ADR but refers to N + 1 Receive Frame Descriptor (with B = 1, C = 0).

Bytes 54H to 55H: Temporary register.

NXT-TB-CNT: Next Transmit Buffer Count. Let N be the last transmitted buffer of the TRANSMIT command executed recently, the NXT-TB-CNT is the ACT-COUNT field in the Nth Transmit Buffer Descriptor. EOF - Corresponds to the EOF bit of the Nth Transmit Buffer Descriptor. EOF = 1 indicates that the last buffer accessed by the 82586 during Transmit was the last Transmit Buffer in the data buffer chain associated with the Transmit Command.

BUF-ADR: Buffer Address. The BUF-PTR field in the DUMP-STATUS Command Block.

NXT-TB-AD-L: Next Transmit Buffer Address Low. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then NXT-TB-AD-L are the two least significant bytes of the Nth buffer address.

LA-TB-ADR: Look Ahead Transmit Buffer Descriptor Address. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then LA-TBD-ADR is the NEXT-BD-ADDRESS field of the Nth Buffer Descriptor.

NXT-TBD-ADR: Next Transmit Buffer Descriptor Address. Similar in function to LA-TBD-ADR but related to Transmit Buffer Descriptor N-1. Actually, it is the address of Transmit Buffer Descriptor N.

Bytes 60H, 61H: This is a copy of the 2nd word in the DUMP-STATUS command presently executing.

NXT-CB-ADR: Next Command Block Address. The LINK-ADDRESS field in the DUMP Command Block presently executing. Points to the next command.

CUR-CB-ADR: Current Command Block Address. The address of the DUMP Command Block currently executing.



SCB-ADR: Offset of the System Control Block (SCB).

Bytes 7EH, 7FH:

RU-SUS-RQ (Bit 4) - Receive Unit Suspend Request.

Bytes 80H, 81H: A-Class A north 0 = 8 bns 1 = 3

CU-SUS-RQ (Bit 4) - Command Unit Suspend Request.

END-OF-CBL (Bit 5) - End of Command Block List. If "1" indicates that DUMP-STATUS is the last command in the command chain.

ABRT-IN-PROG (Bit 6) - Command Unit Abort Request.

RU-SUS-FD (Bit 12) - Receive Unit Suspend Frame Descriptor Bit. Assume N is the Receive Frame Descriptor used recently, then RU-SUS-FD is equivalent to the S bit of N + 1 Receive Frame Descriptor.

Bytes 82H, 83H;

RU-SUS (Bit 4) - Receive Unit in SUSPENDED state.

RU-NRSRC (Bit 5) - Receive Unit in NO RESOURCES state.

RU-RDY (Bit 6) - Receive Unit in READY state.

RU-IDL (Bit 7) - Receive Unit in IDLE state.

RNR (Bit 12) - RNR Interrupt in Service bit.

CNA (Bit 13) - CNA Interrupt in Service bit.

FR (Bit 14) - FR Interrupt in Service bit.

CX (Bit 15) - CX Interrupt in Service bit.

Bytes 90H to 93H:

BUF-ADR-PTR - Buffer pointer is the absolute address of the bytes following the DUMP Command block.

Bytes 94H to 95H: 6 дамино с жем зада-ар-тхи

RCV-DMA-BC - Receive DMA Byte Count. This field contains number of bytes to be transferred during the next Receive DMA operation. The value depends on AL-LOCation configuration bit.

- If AL-LOCation = 0 then RCV-DMA-BC = (2 times ADDR-LEN plus 2) if the next Receive Frame Descriptor has already been fetched.
- If AL-LOCation = 1 then it contains the size of the next Receive Buffer.

BR+BUF-PTR+96H - Sum of Base Address plus BUF-PTR field and 96H.

RCV-DMA-ADR - Receive DMA absolute Address. This is the next RCV-DMA start address. The value depends on AL-LOCation configuration bit.

- If AL-LOCation = 0, then RCV-DMA-ADR is the Destination Address field located in the next Receive Frame Descriptor.
- If AL-LOCation = 1, then RCV-DMA-ADR is the next Receive Data Buffer Address.

The following nomenclature has been used in the DUMP table:

0	• The 82586 writes zero in this location.
1	The 82586 writes one in this location.
X a site	The 82586 writes zero or one in this location.
111	 The 82586 copies this location from the corresponding position in the memory structure.

DIAGNOSE

The DIAGNOSE Command triggers an internal self test procedure of backoff related registers and counters.

The DIAGNOSE command includes the following:


STATUS word (written by 82586):

C	(Bit 15)	Command Completed
B oi,	(Bit 14)	Busy Executing Command
OK	(Bit 13)	Error Free Completion
FAIL	(Bit 11)	Indicates that the Self Test Procedured Failed

COMMAND word:

EL	(Bit 15)	End of Command List
S	(Bit 14)	Suspend After
	nt essina turi	Completion
1	(Bit 13)	Interrupt After
		Completion
CMD	(Bits 0-2)	• DIAGNOSE = 7

LINK OFFSET: Address of next Command Block.



RFA POINTER STATISTICS COMMAND RECEIVE FRAME AREA RFD 1 STATUS STATUS STATUS STATUS FRAME DESCRIPTORS EMPTY EMPTY **EMPTY** RBD 3 RBD 4 RBD 5 0 ACT-cnt 0 ACT-cnt ACT-cnt ACT-cnt 0 ACT-cnt DESCRIPTORS ADDRESS (written by 82526) RECEIVE VALID DATA VALID BUFFER 1 teceived frame. Its length is the BUFFER 5 BUFFER 2 **BUFFER 3** BUFFER 4 NATION ADDRESS RECEIVE FRAME LIST FREE FRAME LIST 231246-22

Figure 21. The Receive Frame Area

RECEIVE FRAME AREA (RFA)

The Receive Frame Area, RFA, is prepared by the host CPU, data is placed into the RFA by the 82586 as frames are received. RFA consists of a list of Receive Frame Descriptors (FD), each of which is associated with a frame. RFA-OFFSET field of SCB points to the first FD of the chain; the last FD is identified by the End-of-Listing flag (EL). See Figure 21.

FRAME DESCRIPTOR (FD) FORMAT

The FD includes the following fields:

STATUS word (set by the 82586):

-				
	C		Completed Storing	.B
			Frame. (AT 118)	
	В	(Bit 14)	 FD was Consumed by 	
			RU.	






Figure 22. The Frame Descriptor (FD) Format

	\$100kG#p0p0p010000	parties a consideration and the second
ОК	(Bit 13)	Frame received successfully. If this bit is set, then all others will be reset; if it is reset, then the other bits will indicate the nature of the error.
S11	(Bit 11)	Received Frame Experienced CRC Error.
S10	(Bit 10)	Received Frame Experienced an Alignment Error.
S9	(Bit 9)	RU ran out of resources during reception of this frame.
S8	(Bit 8)	RCV-DMA Overrun.
S7	(Bit 7)	Received frame had fewer bits than
S6	(Bit 6)	configured Minimum Frame Length. No EOF flag detected (only when configured to Bitstuffing).

COMMAND word: 8888 and vd feet brow 8UYATE

EL	(Bit 15)	• Last FD in the List.
S	(Bit 14)	RU should be suspended after receiving this frame.

LINK OFFSET: Address of next FD in list.

RBD-OFFSET: (initially prepared by the CPU and later may be updated by 82586): Address of the first RBD that represents the Information Field. RBD-OFFSET = 0FFFFH means there is no Information Field.

DESTINATION ADDRESS (written by 82586): Contains Destination Address of received frame. The length in bytes, it is determined by the Address Length configuration parameter.

SOURCE ADDRESS (written by 82586): Contains Source Address of received frame. Its length is the same as DESTINATION ADDRESS.

LENGTH FIELD (written by 82586): Contains the 2 byte Length or Type Field of received frame.

RECEIVE BUFFER DESCRIPTOR FORMAT

The Receive Buffer Descriptor (RBD) holds information about a buffer; size and location, and the means for forming a chain of RBDs, (forward pointer and end-of-frame indication).

The Buffer Descriptor contains the following fields.






Figure 23. The Receive Buffer Descriptor (RBD) Format

STATUS	word	(written	hv	the	82586)
SIAIOS	AA OI CI	(AAI IFFCII	PA A	HILL	023001.

EOF	(Bit 15)	Last buffer in received
F ACT COUNT	(Bit 14) (Bits 0-13)	frame. ACT COUNT field is valid. Number of bytes in the buffer that are actually occupied.

BUFFER ADDRESS: 24-bit absolute address of buffer.

EL/SIZE:

EL	(BIT 15)	Last BD in list.
SIZE	(Bits 0-13)	Number of bytes the
	e (MOS)	buffer is capable of holding.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C

Storage Temperature -65°C to 150°C

Voltage on Any Pin with
Respect to Ground -1.0V to +7V

Power Dissipation 3.0 Watts

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A=0^{\circ}C$ to 70°C, $T_C=0^{\circ}C$ to 105°C, $V_{CC}=5V\pm10\%,$ CLK has MOS levels (See $V_{MIL},$ $V_{MIH},$ $V_{MOL},$ $V_{MOH}). \overline{TxC}$ and \overline{RxC} have 82C501 compatible levels (V_{MIL}, $V_{TIH},$ V_{RIH}). All other signals have TTL levels (see V_{IL}, V_{IH}, V_{OL}, OH).

Symbol	Parameter	Min	Max	Units	Test Conditions
V _I Learbbs	Input Low Voltage (TTL)	0.5	+0.8	by tNe 82	neithw) brow SUTAT
VIH	Input High Voltage (TTL)	2.0	Vcc + 0.5	itud Vas.J	(8t file) ROS
VOL	Output Low Voltage (TTL)	0.037.13	0.45	- Veri	I _{OL} = 2.5 mA
VOH	Output High Voltage (TTL)	2.4	by the state of the sent	V	ΙΟΗ - 400 μΑ
V _{MIL} adt a	Input Low Voltage (MOS)	3XI2-0.5	Visio.6 ens in	M Viud	TIMUOS
V _{MIH}	Input High Voltage (MOS)	3.9	V _{CC} + 0.5	٧	
V _{TIH}	Input High Voltage (TxC)	3.3	V _{CC} + 0.5	to eVerbi	EXT RED OFFSET: A
V _{RIH}	Input High Voltage (RxC)	3.0	V _{CC} + 0.5	V	3.5
V _{MOL}	Output Low Voltage (MOS)		0.45	V	I _{OL} 2.5 mA
V _{МОН}	Output High Voltage (MOS)	V _{CC} - 0.5		V	ΙΟΗ - 400 μΑ
ILI	Input Leakage Current		±10	μΑ	$0 \le V_{IN} \le V_{CC}$
ILO	Output Leakage Current		±10	μΑ	0.45 ≤ V _{OUT} ≤ V _{CC}
CIN	Capacitance of Input Buffer		10	pF	FC = 1 MHz
C _{OUT}	Capacitance of Output Buffer		20	pF	FC = 1 MHz
Icc	Power Supply Current		550 450	mA	T _A = 0°C T _A = 70°C

 $T_A = 0$ °C to 70°C, $T_C = 0$ °C to 105°C, $V_{CC} = 5V \pm 10$ %. Figures 24 and 25 define how the measurements should be done.

INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS




Figure 24. TTL Input/Output Voltage Levels for Timing Measurements




Figure 25. System Clock CMOS Input Voltage Levels for Timing Measurements

lodmyt	Paramotor				Milex	
			0			
	WR, DEN Active Delay				86	
					46	
	Int. Active Delay	85				
					50	
			01	00		



SYSTEM INTERFACE A.C. THANG CHARACTERISTICS CTAMBASIUP PRINT TIMING REQUIREMENTS

Symbol	Parameter	82586-6 (6 MHz)		82586 (8 MHz)		82586-10 (10 MHz)		Comments
		Min	Max	Min	Max	Min	Max	
T1	CLK Cycle Period	166	2000	125	2000	100	200	U UNA TUNK
T2	CLK Low Time at 1.5V	73	1000	55	1000	44	1000	
T3	CLK Low Time at 0.9V	атиюя.	637	42.5	1000	42.5	1000	
T4ons hois	CLK High Time at 1.5V	73	for a Logic	55	ajgod a 1	44	are Driven	AC Tasting Inputs
T5	CLK High Time at 3.6V	love.l	parioV:	42.5	diogal J	42.5	anupla:	ALIM SAU
T6	CLK Rise Time		15		15		12	Note 1
T7	CLK Fall Time		15		15		12	Note 2
T8	Data in Setup Time	20	or ST. see	20	000	15		
T9	Data in Hold Time	10		10	-	-10		VO.E
T10	Async RDY Active Setup Time	20		20		15	N N	Note 3
T11DV HT	Async RDY Inactive Setup Time	35		35		25		Note 3
T12	Async RDY Hold Time	15		15		15		Note 3
T13	Synchronous Ready/Active Setup	35	- ET	35		35	LIGHT.	
T14	Synchronous Ready Hold Time	0		0		0		/ /
T15	HLDA Setup Time	20	priave elpar	20	8.0 bns 1.	20	fore enom	Note 3
T16	HLDA Hold Time	10	V Juga	10	clocks	5	aure 25.1	Note 3
T17	Reset Setup Time	20		20		20		Note 3
T18	Reset Hold Time	10		10		10		Note 3
T19	CA Pulse Width	1 T1		1 T1		1 T1		
T20	CA Setup Time	20		20		20		Note 3
T21	CA Hold Time	10		10		10	I SEPTE	Note 3

OUTPUT TIMINGS**

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Comments
T22	DT/R Valid Delay	0	60	0	60	0	44	
T23	WR, DEN Active Delay	0	70	0	70	0	56	
T24	WR, DEN Inactive Delay	10	65	10	65	10	45	
T25	Int. Active Delay	0	85	0	85	0	70	Note 4
T26	Int. Inactive Delay	0	85	0	85	0	70	Note 4
T27	Hold Active Delay	0	85	0	85	0	70	Note 4
T28	Hold Inactive Delay	0	85	0	85	0	70	Note 4
T29	Address Valid Delay	0	55	0	55	0	50	
T30	Address Float Delay	0	50	0	50	12	50	
T31	Data Valid Delay	0	55	0	55	0	50	Note 7
T32	Data Hold Time	0		0		0		
T33	Status Active Delay	10	60	10	60	10	45	



OUTPUT TIMINGS** (Continued)

Symbol	Parameter	82582-6 (6 MHz)		82586 (8 MHz)		82586-10 (10 MHz)		Comments
		Min	Max	Min	Max	Min	Max	
T34	Status Inactive Delay	10	70	10	70	10	50	Note 8
T35	ALE Active Delay	0	45	0	45	0	35	Note 5
T36	ALE Inactive Delay	0	45	0	45	0 40	37	Note 5
T37	ALE Width	T2-10	17	T2-10		T2-10	Al .	Note 5
T38	Address Valid to ALE Low	T2-40	-1	T2-30		T2-25		
T39	Address Hold to ALE Inactive	T4-10	lan-	T4-10		T4-10		
T40	RD Active Delay	10	95	10	95	10	95	
T41	RD Inactive Delay	10	70	10	70	10	70	
T42	RD Width	2T1-50		2T1-50		2T1-46		
T43	Address Float to RD Active	10	MARIA	10	-	0		
T44	RD Inactive to Address Active	T1-40	4 1000,000	T1-40	E CERCIS SE	T1-34		
T45	WR Width	2T1-40		2T1-40		2T1-34		
T46	Data Hold After WR	T2-25		T2-25	-	T2-25		
T47	Control Inactive After Reset	0	60	0	60	0	60	Note 6

^{*}All units are in ns.

NOTES:

1. 1.0V to 3.5V

2. 3.5V to 1.0V

3. To guarantee recognition at next clock

4. CL = 50 pF 5. CL = 100 pF

6. Affects:

MIN MODE: RD, WR, DT/R, DEN MAX MODE: SO, ST

ALO of evitale animit A 7. High address lines (A16-A24, BHE) become valid one clock before T1 only on first memory cycle after the 82586 acquired the bus.

8. \$1, S0 go inactive just prior to T4.




Figure 26. INT Output Timing




Figure 27. CA Input Timing




Figure 28. RESET Timing

^{**}CL on all outputs is 20-200 pF unless otherwise specified.






Figure 29. ARDY and SRDY Timings Relative to CLK





Figure 30. HOLD/HLDA Timing Relative to CLK








Figure 31. Read Cycle Timing




Figure 32. Write Cycle Timing



SERIAL INTERFACE A.C. TIMING CHARACTERISTICS

CLOCK SPECIFICATION

Applies for TxC, RxC for NRZ:

f min = 100 kHz \pm 100 ppm

f max = 10 MHz ± 100 ppm

for Manchester:

f min = 500 kHz \pm 100 ppm f max = 10 MHz \pm 100 ppm

for Manchester, symmetry is needed:

T51, T52 = $\frac{1}{2f} \pm 5\%$

A.C. CHARACTERISTICS

TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION*

Symbol	Pa	rameter	Min	Max	Comments
TRANSMIT	CLOCK PARAMETER	RS er	857 - 10 m	- ect	
T48	TxC Cycle	MI ATAG	100	1000	Notes 14, 2
T48	TxC Cycle	sor-FST SAT-or one	100		Notes 14, 3
T49	TxC Rise Time			5	Note 14
T50	TxC Fall Time			5	Note 14
T51	TxC High Time @ 3.	OV	40	1000	Note 14
T52	TxC Low Time @0.9	V Carino	40	903	Notes 14, 4
TRANSMIT	DATA PARAMETERS				
T53	TxD Rise Time			10	Notes 5, 13
T54	TxD Fall Time	e 31. Read Cycle Thaing	ugiff	10	Notes 5, 13
T55	TxD Transition-Tran	sition	Min (T51, T52) 7		Notes 2, 5
T56	TxC Low to TxD Val	d	/	40	Notes 3, 5
T57	TxC Low to TxD Tra	nsition	- 57	40	Notes 2, 5
T58	TxC High to TxD Tra	nsition		40	Notes 2, 5
T59	TxC Low to TxD Hig	h at the Transmission End	as es	40	Note 5
REQUEST	TO SEND/CLEAR TO	SEND PARAMETERS	T Xe	0 08A 3FA-31A	. 3FIR
T60	TxC Low to RTS Lov	w. Time to Activate RTS		40	Note 6
T61	CTS Valid to TxC Lo	w. CTS Setup Time	45	i i i i	8 127 A
T62	TxC Low to CTS Inv	alid. CTS Hold Time	20		Note 7
T63	TxC Low to RTS Hig	h, time to Deactivate RTS		40	Note 6
RECEIVE (CLOCK PARAMETERS	157-0-	Last !		
T64	RxC Clock Cycle	TUO ATAB . X	100	April	Notes 15, 3
T65	RxC Rise Time	201 la-		5	Note 15
T66	RxC Fall Time	- 21	ager	5	Note 15
T67	RxC High Time @ 2.	7V	36	1000	Note 15
T68	RxC Low Time @0.9	V	40		Note 15

^{*}All units are in ns.



A.C. CHARACTERISTICS (Continued)

TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION* (Continued)

Symbol	Parameter	Min	Max	Comments
RECEIVE I	DATA PARAMETERS	for a Logic 1	onver at 2.4/	ere shoori pritaat (
T69'	RxD Setup Time	30	SE STROP	Note 1
T70	RxD Hold Time	30		Note 1
T71	RxD Rise Time		10	Note 1
T72	RxD Fall Time	1	10	Note 1
CARRIER	SENSE/COLLISION DETECT PARAMETERS	+ X- 425		
T73	CDT Valid to TxC High Ext. Collision Detect Setup Time	30		Note 12
T74	TxC High to CDT Inactive. CDT Hold Time	20		Note 12
T75	CDT Low to Jamming Start The clave Lagrana August August	1557.48	Pigur	Note 8
T76	CRS Valid to TxC High Ext. Carrier Sense Setup Time	30		Note 12
T77	TxC High to CRS Inactive. CRS Hold Time	20	- 10	Note 12
T78	CRS Low to Jamming Start	I		Note 9
T79	Jamming Period	17 312		Note 10
T80	CRS Inactive Setup Time to RxC High End of Receive Frame	60		
T81	CRS Active Hold Time from RxC High	3		
INTERFRA	ME SPACING PARAMETER TYPE Stove Logorical Income	35. RKC I	Figure	
T82	Inter Frame Delay			Note 11

^{*}All units are in ns.

NOTES:

- TTL levels
 Manchester only
- 3. NRZ only
- 4. Manchester requires 50% duty cycle

- 5. 1 TTL load + 50 pF
 6. 1 TTL load + 100 pF
 7. Abnormal end of transmission. CTS expires before RTS
- 8. Programmable value:

T75 = NCDF \times T48 + (12.5 to 23.5) \times T48 if collision occurs after preamble NCDF—The collision detection filter configuration value

9. Programmable value:

 $T78 = NCSF \times T48 + (12.5 \text{ to } 23.5) \times T48$ NCSF—The carrier sense filter configuration value TBD is a function of internal/external carrier sense bit

10. $T79 = 32 \times T48$

11. Programmable value: $T82 = NIFS \times T48$

NIFS—the IFS configuration value

- *12. To guarantee recognition on the next clock
- 13. Applies to TTL levels
- 14. 82C501 compatible levels, see Figure 34
- 15. 82C501 compatible levels, see Figure 35

A.C. TIMING CHARACTERISTICS




Figure 33. TTL Input/Output Voltage Levels for Timing Measurements




Figure 34. TxC Input Voltage Levels for Timing Measurements




Figure 35. RxC Input Voltage Levels for Timing Measurements






Figure 36. Transmit and Control and Data Timing




Figure 37. RxD Timing Relative to RxC




Figure 38. CRS Timing Relative to RxC



82C501 ETHERNET SERIAL INTERFACE

- CHMOS Replacement for Intel 82501 or SEEQ 8023A
- Conforms to IEEE 802.3 10BASE5 (Ethernet) and 10BASE2 (Cheapernet) Specifications
- Direct Interface to the 82586 LAN Coprocessor and 82502 Transceiver
- 10 Mbps Operation
- Manchester Encoding/Decoding and Receive Clock Recovery

- 10 MHz Transmit Clock Generator
- Drives/Receives 802.3 10BASE5 Access
 Unit Interface (Transceiver) Cable
- Defeatable Watchdog Timer Circuit to Prevent Continous Transmissions
- Diagnostic Loopback for Network Node Fault Detection and Isolation
- Replaces 8 to 12 MSI Components

The 82C501 Ethernet Serial Interface (ESI) chip is designed to work directly with the 82586 LAN Coprocessor in IEEE 802.3 (10BASE5 and 10BASE2), 10 Mbps, Local Area Network applications. The major functions of the 82C501 are to generate the 10 MHz transmit clock for the 82586, perform Manchester encoding/decoding of the transmitted/received frames, and provide the electrical interface to the Ethernet transceiver cable (AUI). Diagnostic loopback control enables the 82C501 to route the signal to be transmitted from the 82586 through its Manchester encoding and decoding circuitry and back to the 82586. The combined loopback capabilities of the 82586 and 82C501 result in highly effective fault detection and isolation through sequential testing of the communications interface. A (defeatable) on-chip watchdog timer circuit prevents the station from locking up in a continuous transmit mode. The 82C501 is socket compatible with the predecessor 82501 and SEEQ 8023A.




Figure 1. 82C501 Functional Block Diagram




Table 1. Pin Description

Symbol	Pin No.	Туре	Symbol No. Type notion Mame and Function
ENETVICE gobre	otsw a	with 5 n	ETHERNET VERSION 1.0: An active low, MOS-level input. When ENETV1 is asserted, the TRMT/TRMT pair remains at high differential voltage at the end of transmission. This operation is compatible with the Ethernet Version 1.0 specification. If the ENETV1 pin is left floating, an internal pull-up resistor biases the input inactive high.
NOOR to sied fin priwollo		drives the	CRS 'OR': An active low, MOS-level input. When NOOR is asserted a valid signal on the collision-presence pair (CLSN/CLSN) will not force CRS active low. With NOOR active CRS can only be asserted by the presence of valid data bits on the RCV/RCV pair. If the NOOR pin is floating, an internal pull-up resistor biases the input inactive high.
LPBK/ WDTD		120000000000000000000000000000000000000	LOOPBACK/WATCHDOG TIMER DISABLE: An active low, TTL-level control signal enables the loopback mode. In loopback mode serial data on the TXD input is routed through the 82C501 internal circuits and back to the RXD output without driving the TRMT/TRMT output pair to the transceiver cable. During loopback $\overline{\text{CDT}}$ is asserted at the end of each transmission to simulate the SQE test. WATCHDOG TIMER DISABLE: An input voltage of 10 to 16 through a 1 K Ω resistor will disable the on-chip watchdog timer.
RCV RCV		I 2S-level (g is left	RECEIVE PAIR: A differentially driven input pair which is tied to the receive pair of the Ethernet transceiver cable. The first transition on RCV will be negativegoing to indicate the beginning of a frame. The last transition should be positivegoing to indicate the end of the frame. The received bit stream is assumed to be Manchester encoded.
CRS reviens			CARRIER SENSE: An active low, MOS-level output to notify the 82586 that there is activity on the coaxial cable. The signal is asserted when valid data or a collision-presence signal from the transceiver is present. It is deasserted at the end of a frame; or when the end of the collision-presence signal is detected, synchronous with RXC. After transmission, once deasserted, CRS will not be reasserted again for a period of 5 μs minimum or 7 μs maximum, regardless of any activity on the collision-presence signal (CLSN/CLSN) and RCV/RCV inputs.
CDT Design	Dey lo T bris STR	o en	COLLISION DETECT: An active-low, MOS-level signal which drives the CDT input of the 82586 controller. It is asserted as long as there is activity on the collision pair (CLSN/CLSN), and during SQE (heartbeat) test in loopback.
RXC	8 Inged 11, th	O notasima a al tid i MFIT tug	RECEIVE CLOCK: A 10 MHz MOS level clock output with 5 ns rise and fall times. This output is connected to the 82586 receive clock input RXC. There is a maximum 1.4 μs delay at the beginning of a frame reception before the clock recovery circuit gains lock. During idle (no incoming frames) RXC is forced low.
RXD	9 Head	O // A	RECEIVE DATA: A MOS-level output tied directly to the RXD input of the 82586 controller and sampled by the 82586 at the negative edge of RXC. The bit stream received from the transceiver cable is Manchester decoded prior to being transferred to the controller. This output remains high during idle.
GND	10	es higiu	GROUND: Reference.
CLSN	12	slowly s ylwola is flansi ycline ys after ceture	COLLISION PAIR: A differentially driven input pair tied to the collision-presence pair of the Ethernet transceiver cable. The collision-presence signal is a 10 MHz square wave. The first transition at CLSN is negative-going to indicate the beginning of the signal; the last transition is positive-going to indicate the end of the signal.
X ₁ × X ₂	14 13	a trance	CLOCK CRYSTAL: 20 MHz crystal inputs. When X ₂ is floated, X ₁ can be used as an external MOS level input clock.



Table 1. Pin Description (Co	ntinued)
------------------------------	----------

Symbol	Pin No.	Туре	Name and Function SoyT Name and Function
TEN TVT	1000	ovel Who neal volt enet Ve	TRANSMIT ENABLE: An active low, TTL level signal synchronous to TXC that enables data transmission to the transceiver cable and starts the watchdog timer. TEN can be driven by the RTS from the 82586.
TXC	16	0	TRANSMIT CLOCK: A 10 MHz MOS level clock output with 5 ns rise and fall times. This clock is connected directly to the TXC input of the 82586.
TXD	17	not force	TRANSMIT DATA: A TTL-level input signal that is directly connected to the serial data output, TXD, of the 82586.
TRMT TRMT	dt no s		TRANSMIT PAIR: A differential output driver pair that drives the transmit pair of the transceiver cable. The output bit stream is Manchester encoded. Following the last transmission, which is always positive at TRMT, the differential voltage is slowly reduced to zero volts in a series of steps. If ENETV1 is asserted this voltage stepping is disabled.
Vcc	20	o revieor	POWER: 5V ±10%. MATATMAT or gravity locality

FUNCTIONAL DESCRIPTION

Clock Generation

A 20 MHz parallel resonant crystal is used to control the clock generation oscillator which provides the basic 20 MHz clock source. An internal divide-by-two counter generates the 10 MHz \pm 0.01% clock required by the IEEE 802.3 specification.

It is recommended that a crystal meeting the following specifications be used:

- Quartz Crystal
- 20.00 MHz ± 0.002% @ 25°C
- Accuracy ±0.005% Over Full Operating Temperature, 0 to 70°C
- Parallel resonant with 20 pF Load Fundamental Mode

Several vendors have these crystals available; either off the shelf or custom made. Two possible vendors are:

- 1. M-Tron Industries, Inc Yankton, SD 57078
- 2. Crystek Corporation and present to the End of the Hostel 100 Crystal Drive Ft Myers, FL 33907

For best operation the total crystal load capacitance should be about 20 pF. Considering the internal capacitance of the 82C501, and board capacitance, a typical configuration would have a 30 to 35 pF capacitor connected between the X₁ and X₂ input and ground. Stray capacitance of the board will bring the

total capacitance to 20 pF. The total length of the line on each side of the crystal (between X_1 and X_2 , the crystal, and the capacitor) should be less than one inch.

An external, 20 MHz, MOS-level clock may be applied to pin X₁ while pin X₂ is left floating.

TRANSMIT SECTION

Manchester Encoder and Transceiver Cable Driver

The 20 MHz clock is used to Manchester encode data on the TXD input line. The clock is also divided by two to produce the 10-MHz clock required by the 82586 for synchronizing its RTS and TXD signals. See Figure 3. (Note that the 82586 RTS is tied to the 82C501 TEN input as shown in Figure 4.)

Data encoding and transmission begins with TEN going low. Since the first bit is a '1', the first transition on the transmit output TRMT is always negative. Transmission ends with the TEN going high. The last transition is always poisitve at TRMT and may occur at the center of the bit cell (last bit = 1) or at the boundary of the bit cell (last bit = 0). A 1-bit delay is introduced by the 82C501 between its TXD input and TRMT/TRMT output as shown in Figure 3. If the signal applied to the ENETV1 input is inactive high the TRMT output is slowly brought to its high state 200 ns after the last transmit data transition. The TRMT/TRMT differential voltage will become less than 40 mV within 8 us after the last data transition. The undershoot for return to idle is less than 100 mV differentially. This mode of operation is compatible with the IEEE 802.3 tranceiver. See Figure 4.




Figure 3. Start of Transmission and Manchester Encoding

If an active signal is present at the ENETVT input at the end of transmission, the TRMT/TRMT pair output will remain a high differential voltage. As a result there will be a positive differential voltage during the entire transmit idle time. This mode of operation is compatible with the Ethernet Version 1.0 specification.

Immediately after the end of a transmission all signals on the receive pair are inhibited for $5 \mu s$ minimum to $7 \mu s$ maximum. This dead time is required for proper operation of the SOE (heartbeat) test.

An internal watchdog timer is started when TEN is asserted low at the beginning of the frame. The duration of the watchdog timer is 25 ms ± 15%. If the transmission terminates (by deasserting the TEN) before the timer expires, the timer is reset (and ready for the next transmission). If the timer expires before the transmission ends the frame is aborted. The frame is aborted by disabling the output driver for the TRMT/TRMT pair. RXD and RXC are not affected. The watchdog timer is reset only when the TEN is deasserted.

The cable driver is a differential circuit requiring external pulldown resistors of 2400 ±5%. In addition, high-voltage protection of +10V maximum, and short circuit protection to ground is provided.

To provide additional high voltage protection, if the cable is shorted, an isolation transformer can be used to isolate the TRMT and TRMT outputs. Transmit circuit inductance (including the IEEE 802.3 transceiver transformers) should be twenty-seven microhenrys minimum.

RECEIVE SECTION

Cable Interface and Noise Filter

The 82C501 input circuits can be driven directly from the Ethernet transceiver cable receive pair. In this case the cable is terminated with a resistor of 780 ± 6% for proper impedance matching. See Figure 4.

The signal received on the RCV/RCV pair from the transceiver defines both the RXC and RXD outputs to the 82586. The RXC and RXD signals are recovered from the encoded RCV/RCV pair signal by Manchester decode circuitry.

The input circuits can also be driven with ECL voltage levels. In either case, the input common mode voltage must be in the range of 0-V_{CO} volts to allow for wide driver supply variation at the transcelver. The input terminals have a 10V minimum overvoltage protection. To provide additional high voltage protection, if the cable is shorted, an isolation transformer can be used to isolate the RCV and RCV inputs.

A noise filter is provided at the RCV/RCV input pair to prevent spurious signals from improperly triggering the receiver circuitry. The noise filter has the following characteristics.

A negative pulse which is narrower than 10 ns, or is less than 150 mV in amplitude, is rejected during idle.

At the beginning of a reception the filter is turned off by the first negative pulse whose amplitude is greater than 275 mV and is wider than 30 ns.






Figure 4. 82586/82C501/Transceiver Cable/82502 Interface

As soon as the first valid negative pulse is recognized by the noise filter the data threshold is lowered and the \overline{CRS} signal is asserted to inform the 82586 controller of the beginning of a reception. The \overline{RXC} will be held low for a maximum of 1.4 μ s while the synchronizer acquires a lock on the RCV signal.

If no negative transition occurs within 160 ns from the last positive transition end of frame is assumed.

After the end of a frame $\overline{\text{CRS}}$ is not inhibited. If there is a negative pulse whose amplitude is greater than 275 mV and is wider than 30 ns, or an equivalent sized undershoot from the transceiver, then $\overline{\text{CRS}}$ will be reactivated.

Manchester Decoder and Clock Recovery

The filtered data enters the clock recovery and decoder circuits. A Digital Bit Synchronizer (DBS) is

used to extract the received clock from the data; beginning from the third negative transition of the incoming data. The DBS will acquire lock within the first fourteen bit times, as seen from the RCV/RCV inputs. During that period of time the RXC is held low. The maximum, bit-cell timing distortion (jitter) tolerated by the DBS is \pm 12 ns for the preamble, and \pm 18 ns for data.

The RCV/RCV input is decoded from Manchester to NRZ and transferred synchronously with RXC to the 82586.

COLLISION-PRESENCE SECTION

The CLSN/ $\overline{\text{CLSN}}$ input signal is a 10 MHz \pm 15% square-wave generated by the transceiver whenever two or more data frames are superimposed on the coaxial cable. The maximum asymmetry in the CLSN/ $\overline{\text{CLSN}}$ signal is 60/40% for low-to-high or

filter rejects signals with an amplitude less than 150 mV and narrower than 10 ns. The filter turns off at the first negative pulse with an amplitude greater than 275 mV and wider than 30 ns. The filter will remain off indicating that a valid collision-presence signal is present as long as the negative CLSN/CLSN signal pulses have an amplitude greater than 275 mV. The filter returns to the 'on' state if the signal's amplitude becomes less than 150 mV, or if no negative transition occurs within 160 ns after the last positive transition. The collision filter can be immediately turned off again at the first valid signal pulse.

The common-mode voltage and external termination are identical to the RCV/RCV input. (See Figure 4.) Like the RCV/RCV input, the CLSN/CLSN input also has a 10V maximum protection and additional clamping against low-energy, high-voltage noise signals. To provide additional high voltage protection, if the cable is shorted, an isolation transformer can be used to isolate the CLSN and CLSN inputs.

A valid collision-presence signal will assert the 82C501 $\overline{\text{CDT}}$ output which can be directly tied to the $\overline{\text{CDT}}$ input of the 82586 controller. During normal operation the 82C501 logically 'OR's the collision-presence signal with internal valid data on (RCV/ $\overline{\text{RCV}}$ pair) signal to generate $\overline{\text{CRS}}$ output. If, however, the NOOR input is asserted low, this 'OR' function is removed and $\overline{\text{CRS}}$ is only asserted by the presence of valid data on the RCV/ $\overline{\text{RCV}}$ pair. This mode of operation is required for repeater design.

During the time that valid collision-presence transitions are present on the CLSN/CLSN input invalid data transitions may be present on the receive data pair due to the superposition of signals from two or

sible for RCV/RCV to lose transitions for a few bit times due to perfect cancellation of the signals; this may cause the 82C501 to abort the reception.

When a valid collision-presence signal is present the $\overline{\text{CRS}}$ signal is asserted (along with $\overline{\text{CDT}}$). However, if this collision-presence signal arrives within 5 to 7 μs from the last transmission only $\overline{\text{CDT}}$ is generated so that the 82586 recognizes the active $\overline{\text{CDT}}$ as a valid SQE (heartbeat) test signal.

Internal Loopback

When asserted, LPBK causes the 82C501 to route serial data from its TXD input through its transmit logic (retiming and Manchester encoding); returning it through the receive logic (Manchester decoding and receive clock generation) to RXD output. The internal routing prevents the data from passing through the output drivers and onto the transmit output pair TRMT/TRMT. When in loopback mode all of the transmit and receive circuits, including the noise filter, are tested except for the transceiver cable output driver and input receivers. Also, at the end of each frame transmitted in loopback mode the 82C501 generates the SQE test (heartbeat) signal within 1 µs after the end of the frame. Thus, the collsion circuits, including the noise filter, are also tested in loopback mode.

The watchdog timer remains enabled in loopback mode, terminating test frames that exceed its time-out period. The watchdog can be inhibited by connecting $\overline{\text{LPBK}}$ to a 1 k Ω resistor connected to 10V to 16V. The loopback feature can still be used to test the integrity of the 82C501 by using the circuit shown in Figure 5.

10V to 16V	82C501
WDTD 10 KΩ V _{CC}	
*= Open Collector	231926-6

LPBK	WDTD	Function
1	X	LPBK mode
0	0	Normal mode
0	*1	Normal mode with watchdog timer disabled

Figure 5. Watchdog Timer Disable



The 82C501 operates as a full-duplex device, being able to transmit and receive simultaneously. By combining the internal and external loopback modes of the 82586, and the internal loopback and normal modes of the 82C501, incremental testing of an 82586/82C501-based interface can be performed under program control for systematic fault detection and fault isolation.

Interface Example angle fast (taskbased) 302

The 82C501 is designed to work directly with the 82586 controller in IEEE 802.3 10 Mbps, as well as other 10 Mbps LAN applications. The control and data signals connect directly between the two devices without the need for additional external logic. The complete 82586/82C501 Ethernet Transceiver cable/82502 interface is shown in Figure 4. The 82C501 provides the driver and receivers needed to directly connect to the transceiver cable; requiring only terminating resistors on each input signal pair and 240Ω pull-down resistors.

pulse transformer may be included for Ethernet applications. IEEE 802.3 10BASE5 (Ethernet) specifications require at least 16V protection for the Transmit, Receive, and Collision pairs. In 10BASE2 (Cheapernet) a pulse transformer is required to be inserted between the DTE (82586/82C501) and the transceiver (82502). Through the use of jumpers, the same transformer can be used for an Ethernet connection at minimal additional cost.

If additional high voltage protection is desired, a

The pulse transformer should have the following characteristics:

- Minimum inductance of 50 microhenries; 70 preferred.
- 2. 2000V isolation between primary and secondary windings.
- 3. 2000V isolation between primaries of separate transformers.

Since Ethernet Version 1.0 transceivers may require a positive differential on the TRMT pair during idle, check with the transceiver vendor before including the pulse transformer.

 LPBK
 WOTD
 Function

 1
 X
 LPBX mode

 0
 0
 Normal mode

 0
 *1
 Normal mode with

 washdag timer disabled
 washdag timer disabled

Ver of vor Vor Street Canada C



ABSOLUTE MAXIMUM RATING

ALDOCA I AMERICAN INC.
Ambient Temperature Under Bias0°C to +70°C
Case Temperature Under Bias 0°C to +90°C
Storage Temperature65°C to +140°C
All Output and Supply Voltages0.5V to +7V
All Input Voltages1.0V to +6.0V(1
Power Dissipation0.5W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $T_C = 0^{\circ}C$ to $+90^{\circ}C$, $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	(Slami) B. D. ata	Min	Max
V _{IL}	Input Low Voltage	TTL MOS	-0.5V -0.5V	0.8V 0.6V
V _{IH}	Input High Voltage	TTL MOS	2.0V 3.9V	V _{CC} + 0.5V V _{CC} + 0.5V
V _{IDF}	Input Differential Voltage	ta during idle.	300 mV	± 1500 mV
V _{CM} 000	Input Common Mode Voltage	NO Transition of	0V	Vcc ASI
VOCM	Common Mode Output ⁽²⁾		0.5V	5.0V
VoL	Output Low Voltage @ I _{OL} = 4 mA	aplanbyd I	es are mearantage	0.45V
VoH	Output High Voltage (MOS) @ $I_{OH} = -50$	00 μΑ	3.9V	easured per 8
Vode	Differential Output Swing(3)		±0.55V	±1.2V
ILI	Input Leakage Current(4) @ V _{IN} = 0V to V	/cc		±50 μA
CIN	Input Capacitance @ fc = 1 MHz	74		10 pF
COUT	Output Capacitance @ fc = 1 MHz		77	20 pF
lcc	Power Supply Current @ T _A = 70°C(5)	934	(N	100 mA
V _{REJECT}	Differential Reject Voltage			150 mV
VACCEPT	Differential Accept Voltage		275 mV	1

NOTES

- 1. The voltage levels for CLSN/CLSN, RCV/RCV inputs are -1.5V to +10V.
- 2. The load is a 78 Ω $\pm 6\%$ resistor in parallel with a 27 μH $\pm 1\%$ inductor.
- 3. DC measurement values.
- 4. Only TXD, TEN, and X1 conform to this spec. NOOR, ENETV1, and LPBK/WDTD inputs source/sink a maximum of 1 mA.
- 5. Part of the power is dissipated through the pulldown resistors connected to TRMT/TRMT outputs.

A.C. MEASUREMENT CONDITIONS

- 1. $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $T_C = 0^{\circ}C$ to $+90^{\circ}C$, $V_{CC} = 5V \pm 10\%$.
- The AC measurements are performed at the following voltage levels for these various kinds of inputs and outputs:
 - a) MOS and TTL, as defined in the DC characteristics.
 - b) Differential Inputs and Outputs: the 50% points of the total swing are used for delay

measurement. The rise and fall times are measured at the 20% and 80% points, except when the IEEE 802.3 CSMA/CD spec indicates otherwise.

- 3. AC Loads:
 - a) MOS: a 20 pF total capacitance to ground.
 - b) Differential: a 10 pF total capacitance from each terminal to ground, and a load resistor of $78\Omega~\pm6\%$ in parallel with a 27 μ H $\pm1\%$ inductor between terminals.




TRANSMIT TIMING(3)

t ₁ TXC Cycle Time t ₂ TXC Fall Time ⁽¹⁾ t ₃ TXC Rise Time ⁽¹⁾	99.99	100.01	ns
t ₂ TXC Fall Time(1)	Voltages	5	ne
t3 modilioner wTXC Rise Time(1) who are of shared through the true has			ns
	RESERVE SA	5 0 8 10	ns
t ₄ TXC Low Time (at 0.9V)	40	noitagis	id nsio
TXC High Time (at 3.0V)	40		ns
t ₆ Transmit Enable/Disable to TXC Low	45		ns
t ₇ TXD Stable to TXC Low	45	1500 B 00 4 5	ns
t ₈ Bit Cell Center to Bit Cell Center of Transmit Pair Data	99.5	100.5	ns
t ₉ Transmit Pair Data Fall Time ⁽²⁾	1.0	5.0	ns
t ₁₀ Transmit Pair Data Rise Time ⁽²⁾	1.0	5.0	ns
t ₁₁ Bit Cell Center to Bit Cell Boundary of Transmit Pair Data	49.5	50.5	ns
t ₁₂ TRMT held low from Last Positive Transition of Transmit Pair Data during idle:	200		ns
t _{12A} From Last Positive Transition of Transmit Pair Differential Output Approaches Within 40 mV of zero volts.	aput Commo	8000	ns

Output Low Voltage @ lot. = 4 mA

NOTES:

- 1. Rise and fall times are guaranteed by design.
- 2. Measured per 802.3 Para. 7.4.1.1.
- 3. t₂₂, t₂₃, t₂₄, t₃₉ do not appear.





RECEIVE TIMING


Symbol	Parameter	Min	Max	Unit
t _{13a}	RCV/RCV Noise Filter-Pulse Width Rejected		10	ns
t _{13b}	RCV/RCV Noise Filter-Pulse Width Accepted	30	VON	ns
t ₁₄	Duration which the RXC is held at Low State		1400	ns
t ₁₅	Receive Pair Signal Rise/Fall Time at ± 0.2V		10	ns
t ₁₆	Receive Pair Bit Cell Center from Crossover Timing Distortion: In Preamble In Data		±12 ±18	ns ns
t ₁₇	Receive Pair Bit Cell Boundary Allowing for Timing Distortion In Data		±18	ns
t ₁₈	Receive Idle Time Before the Next Reception can Begin in a Transmitting Station (as Measured from the Deassertion of $\overline{\text{CRS}}$)		8	μs
t ₁₉	Receive Pair Signal Return to Zero Level from Last Valid Positive Transition	160	order DER	ns
t ₂₀	CRS Assertion Delay from the First Received Valid Negative Transition of Receive Pair Signal		100	ns
t ₂₁	CRS Deassertion Delay from the Last Valid Positive Transition Received (when no Collision-Presence Signal Exists on the Transceiver Cable) ⁽¹⁾		300	ns
t ₂₅	RXC Rise/Fall Time(2)		5.0	ns
t ₂₆	RXC Low Time (at 0.9V)	40	3, 2171	ns
t _{26A}	RXC High Time (at 3.0V)	36		ns
t ₂₇	Receive Data Stable Before the Negative Edge of RXC	30		ns
t ₂₈	Receive Data Held Valid Past the Negative Edge of RXC	30	35.670	ns
t ₂₉	Carrier Sense Active → Inactive Hold Time from RXC High	10	40	ns
t ₃₀	Receive Data Rise/Fall Time		10	ns
t ₃₁	CRS Inhibit Time After Frame Transmission(3)	- 15 18/	7	μs

NOTES:


1. CRS is deasserted synchronously with the RXC. This condition is not specified in the IEEE 802.3 specification.

2. Not tested, rise and fall times are guaranteed by design.

3. Required for SQE test.



RECEIVE TIMING: END OF FRAME




*NOTE:



COLLISION TIMING

Symb	ol	Parameter stamping	Min	Max	Unit
t32a		CLSN/CLSN Noise Filter-Pulse Width Rejected metric levil and enoted before	es XEP	10	ns
t _{32b}	ð.	CLSN/CLSN Noise Filter-Pulse Width Accepted	30	18	ns
t ₃₃	8.	CLSN/CLSN Cycle Time (S)noits sub teet noisilloo to	85	2118	ns
t ₃₄		CLSN/CLSN Rise/Fall Time at ± 0.2V and barquetts teal out note before	eb X8	15	ns
t ₃₅		CLSN/CLSN Transition Time	35	70	ns
t ₃₆		CDT Assertion from the First Valid Negative Edge of Collision Pair Signal	A spon	75	ns
t ₃₇		CDT Deassertion from the Last Positive Edge of CLSN/CLSN Signal	1,2,000	300	ns
t ₃₈		CRS Deassertion from the Last Positive Edge of CLSN/CLSN Signal (if no Post-Collision Signal Remains on the Receive Pair)		450	ns



NOTES:

^{1.} $\overline{\text{CRS}}$ will be deasserted for a period up to 7 μs maximum when $\overline{\text{RCV}}/\overline{\text{RCV}}$ or $\overline{\text{CLSN}}/\overline{\text{CLSN}}$ terminates, whichever occurs later.

^{2.} CRS will remain asserted after the CLSN/CLSN signal terminates if RCV/RCV signals continue.




LOOPBACK TIMING

Symbol	Parameter language	Min	Max	Unit
t40	LPBK asserted before the first attempted transmission (1)	500	0	ns
t41	Simulated collision test delay from the end of each attempted transmission	0.5	1.5	μs
t ₄₂	Simulated collision test duration(2)	0.6	1.6	μs
t ₄₃	LPBK deasserted after the last attempted transmission	58	0	μs

NOTES:

1. In Loopback mode, RXC, RXC and CRS function in the same manner as a normal Receive.

2. SQE test (heartbeat) signal



NOTE:

1. During Loopback, the 82C501 receive circuitry uses 14 bit times while the Digital Bit Synchronizer locks on the data. As a result, the first 14 bits are lost and $\overline{\text{RXC}}$ is held low during that time.

TESTABILITY

NOTE:

1. All AC Parameters become valid after the Digital Bit Synchronizer has stabilized: 100 µs after the application of power.



82502 ETHERNET TRANSCEIVER CHIP

- Conforms to Following Standards:

 - IEEE 802.3, 10BASE2 (Cheapernet)
 - Ethernet Version 2.0
- Jabber Function
- Receive Based Collision Detection
- Defeatable Signal Quality Error (Heartbeat) Test
- Requires Minimum Board Space - IEEE 802.3, 10BASE5 (Ethernet) - On-Chip Voltage Reference - 16 Pin DIP
 - No External Adjustments Required
 - Reliable CHMOS Technology

The 82502 Ethernet Transceiver Chip is a CHMOS VLSI device that provides the complete set of transmit, receive and collision detection functions specified by the IEEE 802.3, 10BASE5 (Ethernet) and 10BASE2 (Cheapernet) 10 Mbps baseband standards for the Media Attachment Unit (MAU). The 82502 teams up with Intel's 82586 LAN Coprocessor and the 82C501 Ethernet Serial Interface enabling the designer to implement highly integrated IEEE 802.3 systems.

Three basic functional blocks make up the 82502: transmit, receive and collision detection. The transmit and receive sections transfer data from the transceiver drop (Attachment Unit Interface or AUI) cable to the coaxial cable of the network and vice-versa. The collision detection section senses simultaneous transmissions by two or more network stations (collisions) on the coaxial cable and reacts by sending a 10 MHz signal across the transceiver drop cable to the station that it front ends.

When used in an Ethernet application, the 82502 can drive a transceiver cable up to 50 meters in length (for Cheapernet, there is no transceiver cable). The 82502 provides all active communications circuitry for the transceiver function in the Ethernet/Cheapernet environment. It is an ideal companion to the Intel 82C501.

The 82502 is fabricated in Intel's reliable 10V CHMOS II process.




Figure 1. 82502 Functional Block Diagram



Table 1. Pin Description

Symbol	Pin No.	Туре	Name and Function
TRMT	nore 2A sp 3 A stremts polonica T	sitoV gir hid	TRANSMIT DATA PAIR: A differentially driven input tied to the transmit pair of the transceiver cable. The transmit pair of the transceiver cable is driven with 10 Mbps Manchester encoded data from the serial interface of the data link (82C501). TRMT/TRMT must be isolated from the transceiver cable by a pulse transformer. The last transition is expected to be positive indicating end of packet.
	4 5 6 complete ES (Etherner) J). The 82502 ng the designs	I, 10BAS Unit (MA	RECEIVE DATA PAIR: An output driver pair that generates an ECL AC signal level to drive the transceiver cable receive pair with the 10 Mbps Manchester encoded data received from the coaxial cable of the network. RCV/RCV must be isolated from the transceiver cable by a pulse transformer. The last transition is always positive indicating the end of the packet. The current from the RCV pin is incrementally decreased after the last transition.
e to the coaxia	7 T deled on Tl e or AUI) cabi aneous transi a 10 MHz si	it Interfac ses simul	COLLISION PRESENCE PAIR: An output driver pair that generates a 10 MHz ECL AC signal level square wave on the collision presence pair of the transceiver cable when: a collision is detected on the coaxial cable of the network, during self-test as the collision circuit heartbeat indication, or after the watchdog timer has expired to indicate that the coaxial cable transmitter is disabled.
	15 or		COAXIAL CABLE TRANSMIT DATA: An output pin that transmits data onto the coaxial cable of the network by sinking current from the center conductor of the coaxial cable. The last data transition at the end of a packet is always low to high.
CXRD	12	CABLE OF ACE	COAXIAL CABLE RECEIVE DATA: An input pin that receives data from the coaxial cable of the network. Typical signal levels (referenced to V _{DD}) received on CXRD are -200 mV for high, -1.8V for a low and 0V during idle. The last data transition received is expected to be positive indicating the end of packet.
HBD	11	onxo -	HEARTBEAT DISABLE: A strapping option that when tied low (V_{SS}), allows the transceiver to generate a collision detect heartbeat signal after each packet. A high (V_{CC}) on this pin disables the heartbeat circuitry as well as the 6.4 μ s transmit inhibit timer but keeps the collision circuit enabled for use in repeater applications.
REXT	11-1X35		EXTERNAL RESISTOR: A 243 Ω 0.5% resistor is attached between REXT and ground (V _{SS}) to provide precision internal current levels.
NC	13	NC	The description of the second
Vcc*	16		POWER: 5 ±10% volts.
Vss*	8-109		GROUND SHIP OF
V _{DD} *	14-123		POWER/COAX SHIELD: 10 ± 10% volts.
AVcc*	10 NEW Y		ANALOG POWER: 5 \pm 10% volts. Included to reduce the effects of the current fluctuations in the V_{CC} pin.
AV _{SS} *	9		ANALOG GROUND: Included to reduce the effects of current fluctuations in the V _{SS} pin.

*NOTE: These voltages are referenced to V_{SS} . The shield of the coaxial cable of the Ethernet channel (V_{DD}) is connected to earth ground.



FUNCTIONAL DESCRIPTION

Transmit Section

Transmit Pair Receiver

The 82502 receives transmit data from an Ethernet Serial Interface (ESI) on the TRMT pins and transmits it onto a 50Ω coax cable (the Ethernet channel). The TRMT pins are connected to the transmit pair of a transceiver cable through a pulse transformer (see Figure 3). The transformer provides the isolation required between the transceiver cable and the coax cable. The DC bias for the TRMT pins is provided internally. The $78~\pm5\%~\Omega$ resistor for the TRMT input termination is external to the device.

A noise filter (squelch) is provided at the TRMT input pair to prevent spurious noise signals received on the pins from being transmitted onto the coaxial cable. The squelch is on during idle and rejects signals not more negative than -160 mV and/or less than 16 ns wide. The squelch is removed if the signal on the TRMT pins becomes more negative than -225 mV for 42 ns or more.

Once the squelch is removed, the transmit signal received on the device's TRMT pins measured differentially may be between $\pm 0.25 \mathrm{V}$ minimum and $\pm 1.32 \mathrm{V}$ maximum. The squelch will remain off if the received signal is not more positive than -225 mV or if it is more positive for less than 111 ns. The squelch will turn back on if the received signal is more positive than -160 mV for more than 215 ns. When the squelch turns back on a non-retriggerable $6.4~\mu s$ transmit inhibit timer is started which disables the transmitter within 250 ns after the last transition for a minimum of $5.5~\mu s$ and a maximum of $8~\mu s$.

The transmit data path through the device consists of a receiver, rise and fall time control circuitry, and coaxial cable current driver. The maximum timing distortion introduced by the device's transmit path is $\pm\,2$ ns per data transition edge (t3) including timing

distortion caused by output rise and fall time difference. The maximum steady-state propagation delay of the transmit path is 50 ns.

Coaxial Cable Driver

The CXTD pin transmits data onto the coaxial cable by sinking current from the center conductor of the coaxial cable. The DC component of the output current level is between 37 mA and 45 mA. The AC component is from ± 28 mA up to the DC component value. The idle current level is less than 5 μA . Positive current is defined as current into the device. The output resistance is 9 K Ω minimum.

At the start of a frame transmission, no more than 2 bits of the frame information may be received from the TRMT pair and not transmitted onto the coaxial cable. The first bit transmitted by the 82502 may contain phase violations, however all successive bits of the frame will be valid.

Watchdog Timer (Jabber Function)

The 82502 Watchdog Timer will inhibit continuous transmissions onto the coaxial cable of duration greater than 52 ms \pm 18%. The timer starts timing when the TRMT squelch is turned off to receive valid transmit data on the TRMT pins. If a frame transmission is completed within the 52 ms time slot, the timer is reset 2 μs to 6 μs after the last bit of the frame has been transmitted. Two to six microseconds of reset delay is provided so that a short absence of transmit data will not reset the watchdog timer. If a new transmission is started within the reset delay time, the timer will not be reset.

If the timer times out (i.e., transmit frame duration exceeds 52 ms $\pm 18\%$) the transmit section is disabled and the active collision signal is transmitted out onto the collision pair until transmit data received on the TRMT pair is discontinued. When the TRMT inputs become idle, the collision signal is turned off and a 420 ms (typical) non-retriggerable timer is started. During this 420 ms, the transmit section is disabled. The transmit section is re-enabled after 420 ms.



Receive Section

Coaxial Cable Receiver

The 82502's coaxial cable receive pins "V_{DD}" and "CXRD" are connected to the coax cable shield and center conductor, respectively.

The shunt capacitance measured between the V_DD and CXRD pins is typically 2.0 pF. The shunt resistance is greater than 1 M Ω . The input leakage current on the CXRD pin is between - 1 μ A and 20 μ A. These conditions apply in both the power off and power on states.

A noise filter is provided at the V_{DD} and CXRD inputs to reject noise signals during idle. Signals received on the coax whose DC component (frequency less than 1 MHz) does not drop below -120~mV will be rejected. The noise filter will be disabled if the signal's DC component drops below -350~mV. A maximum of 4 bits will be received from the coaxial cable and may not be transmitted onto the RCV pair. The first bit transmitted may contain phase violations, however all successive bits of the frame will be valid.

The coaxial cable receiver compensation circuit is provided such that the combination of the coaxial cable and the receive circuit do not result in more than ± 6 ns of edge jitter (t10) for untapped minimum and maximum length Ethernet cables in a noise-free environment.

The noise filter will remain off if the received signal's AC component is not positive for more than 136 ns, and the DC component remains below -350 mV. While the filter is off, the received data will be transmitted onto the RCV pair with less than 50 ns steady state propagation delay. The timing distortion on the RCV pair output is less than ± 2 ns per edge for a 400 mV peak-to-peak 5 MHz sinusoidal input from the coaxial cable.

The noise filter will turn back on if the received signal's AC component is positive for more than 210 ns, or if the DC component is more positive than —120 mV. The RXD driver is disabled within 275 ns after the last received data transition.

Receive Pair Driver

The RCV outputs are connected to the receive pair of a transceiver cable through a pulse transformer.

The receive pair (RXD/ $\overline{\text{RXD}}$) transceiver cable driver is a current driver. The output pins require 43.2 Ω \pm 1% pull-up resistors to V_{CC}. The differential output voltage level is between \pm 580 mV minimum and

 \pm 1V maximum, for a combined differential inductive load of 25 μH minimum and either 73Ω or 83Ω \pm 1% resistive load.

Between 200 ns and 325 ns after the last output data transition on the RCV/RCV pins, the 82502 begins incrementally decreasing the RCV output current, using a series of small steps until it becomes idle. The maximum idle current levels on the RCV and RCV pins are 0.2 mA and 7 mA, respectively.

The purpose of the stepping sequence is to guarantee that the RCV/RCV differential output signal (measured with a 78 $\pm 5\%$ terminating resistor in parallel with a minimum magnetizing inductance of 25 $\mu\text{H})$ will remain high for a minimum of 200 ns following the last output transition, will not undershoot more than 80 mV and will limit the current stored in the inductor to 4 mA after 80 bit times.

Collision Detect Section

The collision presence outputs are connected to the collision pair of a transceiver through a pulse transformer. The collision presence outputs are used by the device to indicate one of three conditions: (1) there are simultaneous transmission attempts by two or more stations on the coax, (2) self test after a transmission proving that the collision circuitry is functional or (3) a frame transmission time exceeds the 52 ms watchdog timer time limit. The active collision presence signals is a 10 MHz ±15% ECL level square wave transmitted on the collision pair of the transceiver cable. The duty cycle of the square wave is better than 40/60 or 60/40. The collision pair driver has the same output signal characteristics as the receive pair driver.

The collision threshold DC level set inside the 82502 corresponds to $-1.495\,\pm5\%$ volts on the coaxial cable. When the collision filter's impulse response is taken into account, the threshold corresponds to a collision threshold between -1.492V and -1.58V. If the DC average signal level detected on the coaxial cable is more negative than the threshold, the onchip oscillator transmits an active collision presence signal onto the collision pair. The delay in the device from the moment it detects a collision on the CXRD pin to the collision presence signal transmission onto the collision pair is less than 0.9 μs . With a 500 meter coaxial cable, it is less than 2.9 μs including the propagation delay of the coaxial cable.

Self Test

If the HBD input is strapped low, the self test feature of the 82502 is enabled. After each frame transmission, the device transmits a collision presence signal (heartbeat) onto the collision presence pair to indi-



cate that the collision circuitry is operational. The heartbeat begins between 600 ns to 1600 ns following the last positive transition on the transmit pair. The signal's duration is between 0.5 μ s and 1.5 μ s.

If the HBD input is strapped high, the self test feature as well as the 6.4 μs transmit inhibit timer are disabled.

Design Example

Figure 3 shows the schematic of an IEEE 802.3, 10BASE5 (Ethernet) compatible transceiver based

on the 82502. Power to the 82502 is supplied by an isolated DC-to-DC converter which generates $\pm 5V \pm 10\%$ and $\pm 10V \pm 10\%$. (These voltage levels are referenced to VSS; remember that VDD is connected to earth ground.) Small signal, high conductance diodes which have very small capacitance (less than 3 pF at Vd = 0) are connected between the CXTD input pin and the center conductor to reduce the capacitance load on the channel. A 100Ω fusible resistor on the CXRD pin is to protect the network from being brought down in the event of a short circuit fault between the CXRD pin and GND.




Figure 3. Typical 10BASE5 (Ethernet) Transceiver Implementation Using the 82502

See Figure 4.VI or all save ildewise chipdu teaurica

The 82502 is intended for use in high performance, 10 Mbps LAN applications such as IEEE 802.3 10 Base 5 (Ethernet). Ethernet requires that the 82502 transceiver chip be located in a tap box attached directly to the coaxial cable of the network. A drop cable up to 50 meters in length connects the trans-

In Cheapernet applications, a.k.a. IEEE 802.3 10 Base 2, the 82502 would be located inside the DTE, and transformer coupled to the 82C501, see Figure 5. In both applications, the IEEE specifications require that a DC isolated power supply power the 82502.




Figure 4. IEEE 802.3 10 Base 5 (Ethernet) configuration supports 100 users per segment, each segment being 500 meters long.






Figure 5. IEEE 802.3 10 Base 2 (Cheapernet) configuration supports 30 users per segment, each segment being 185 meters long.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	10°C to +80°C
Storage Temperature	65°C to +150°C
V _{DD} with Respect to V _{SS}	0.5V to +15V
V _{CC} with Respect to V _{SS}	0.5V to +11V
All Input and Output Voltag (Except CXTD and CXRI	O) with
Respect to V _{SS}	$-0.5V$ to $+11V$
CXTD Output Voltage with Respect to VSS	0.5V to +15V
CXRD Input Voltage with Respect to V _{DD}	
	> 0V if I _{CXRD} ≤ 200 mA

Power Dissipation.....1.0W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

Operating maximum ratings assume the device transmitting 90% of its operating time.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C - 70^{\circ}C$, $T_{CMAX} = 115^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{DD} = 10V \pm 10\%$

Symbol	Parameter 438310 ANS38		Limits	3	Units	Conditions	
Symbol	raiameter and manage	Min	Тур	Max	Oilito	Conditions	
V _{IDF}	Transceiver Cable Input Differential Voltage	±250		±1400	mV	Base to peak	
IAVEC	CXTD Output Current DC Component (Including the effects of timing distortion)	37	0	45	mA	CXTD: 3.3V to 10.3V	
I _{ACC}	CXTD Output Current AC Component	±28	±31	± IAVEC	mA		
IDC	CXTD Idle Output Current			- 5	μΑ	CXTD: 0V to 11V	
VICAC	Coax Receiver A.C. Voltage	±200			mV	Base to peak	
lilo	Input Leakage Current CXRD	-14 -1	enij) S pao ris	20	μΑ	131.6 610(14	
V _{ODF}	Differential Output Swing RCV and CLSN	±0.58		±1.0	V	$R_L = 73\Omega$ to $83 \Omega \pm 1\%$ $R_{PULLUP} = 43.2\Omega \pm 1\%$ $L \ge 25 \mu H$	
I _{IDT}	Output Idle Current Transceiver Cable	3		7 0.2	mA mA	RCV and CLSN RCV and CLSN	
Icc	V _{CC} and AV _{CC} Supply Current			23	mA		
I _{DD}	V _{DD} Supply Current			43	mA		
RI	Shunt Resistance between V _{DD} and CXRD	1			МΩ		
CI	Shunt Capacitance between V _{DD} and CXRD		2	3	pF	f = 10 MHz	



A.C. CHARACTERISTICS

A.C. Measurement Conditions

- I. $T_A = 0$ °C to 70°C, $T_{CMAX} = 115$ °C, $V_{CC} = 5V \pm 10\%$, $V_{DD} = 10V \pm 10\%$
- II. The A.C. measurements are taken at the following voltage levels for the various kinds of inputs and outputs:
 - A. Differential Transceiver Cable Inputs and Outputs:

All delay and timing distortion measurements are referenced to the 0V points measured differentially. Rise and fall times are referenced to the 20% and 80% points. The differential voltage swing at the inputs is at least \pm 275 mV with rise and fall times of 0 to 10 ns.

B. Coaxial Cable Inputs and Outputs:

Delay measurements are referenced to the 50% points of the signals' total swing. V_{DD} is used as the voltage reference. Rise and fall times are measured at the 20% and 80%

points. The differential voltage swing at the inputs is at least ± 200 mV. The input signal is either a trapezoidal signal with 25 ± 5 ns rise/fall times or a sine wave.

In order to simulate a collision, DC voltage of -2.2V referenced to V_{DD} is applied to the CXRD pin.

- C. Redundant Transmit Squelch Output:

 Delay measurements are referenced to the 50% point of the total swing.
- III. The A.C. loading for various outputs is as follows:
 - A. Transceiver cable drive pins:

RCV, $\overline{\text{RCV}}$, CLSN and $\overline{\text{CLSN}}$ are each loaded with 10 pF to ground and 43.2 Ω to V_{CC}. A parallel load of 25 μH minimum and 78 Ω is connected between RCV and $\overline{\text{RCV}}$. The same load is present on CLSN and $\overline{\text{CLSN}}$.

B. Coaxial Cable Driver Pins:

A 25 Ω resistor is connected between V_{DD} and CXRD. One small signal diode is connected between the CXRD and CXTD pins such that it conducts when the 82502 is transmitting.


TRANSMIT TIMING

en.	8±	ne Hiter	013		
Symbol	Parameter	Min	Тур	Max	Units
t _{1en}	TRMT/TRMT Input Pulse Width	44	OV Fall Time	106	ns
t ₂	Transmit Steady State Delay	alb) of noil	ENSIT VOANVO	50	ns
t ₃	CXTD Output Edge Jitter	mont right	Hale VORIVO	R (6±2	ns
t ₄	CXTD Rise Time	20	St Postive Trans	30	ns
t ₅	CXTD Fall Time	20	and the state of t	30	ns
t ₆	Last Data Transition to CXTD Disabled		ation Delay	250	ns

NOTE:


Timings t7 and t8 have been deleted.





RECEIVE TIMING

Symbol	Parameter	itel bus sel	used as		
	conducts when the 82502 is	Min	Тур	Max	Units
t ₉	CXRD Input Pulse Width a) Manchester Short Pulse b) Manchester Long Pulse	28 68		72 132	ns
t ₁₀	RCV/RCV Output Edge Jitter	-	deciman of the	±6	ns
t ₁₁	RCV/RCV Rise Time		3	6	ns
t ₁₂	RCV/RCV Fall Time	Pulse Width	Jugal 3 MAT	6	ns
t ₁₃	Last RCV/RCV Transition to Idle	rte Delay	of Steady St	Transm	Q [†]
an	a) RCV/RCV Held High from	200	Sutput Edge	OTXO	ns
en .	Last Postive Transition b) RCV/RCV Becomes Idle			8000	ns
t ₁₄	Receive Steady-State Propagation Delay		toitiensitiot	50	ns







COLLISION AND HEARTBEAT TIMING


			II-li-		
Symbol	Parameter	Min	Тур	Max	Units
t ₁₅	Delay from Collision on CXRD to First Negative Transition on CLSN/CLSN	money grow	Contract of Contra	900	ns
t ₁₆	CLSN/CLSN Cycle Time	86		117	ns
t ₁₇	CLSN/CLSN High Time	35		70	ns
t ₁₈	CLSN/CLSN Low Time	35		70	ns
t ₁₉	CLSN/CLSN Rise Time		3.		ns
t ₂₀	CLSN/CLSN Fall Time	1	3	A@	ns
t ₂₁	Delay from End of Collision to Last CLSN/ CLSN Transition	Sugar district of the same of	a charge trapped as a	2	μs
t ₂₂	Last TRMT/TRMT Transition to Start of Heartbeat Packet	600		1600	ns
t ₂₃	Heartbeat Packet Duration	500		1500	ns












WATCHDOG TIMER TIMING

Symbol	B		TETSTON		
	Parameter	Min	Тур	Max	Units
t ₂₄	Watchdog Timer Time Out Time	43	52	61	ms
t ₂₅	Transmitter Reset Period after CLSN/CLSN Transmission due to Watchdog Timer Time Out	340	420	550	ms GRX





82590 ADVANCED CSMA/CD LAN CONTROLLER WITH 8-BIT DATA PATH

- Supports Industry Standard LANs
 - StarLAN (IEEE 802.3 1BASE5)
 - IBM™ PC Network—Baseband and Broadband
 - Ethernet and Cheapernet (IEEE 802.3 10BASE5 and 10BASE2)
- Integrates Physical and Data Link Layers of OSI Model
 - Complete CSMA/CD Medium Access Control (MAC) Functions
 - Manchester, Differential Manchester, or NRZI Encoding/Decoding
 - On-Chip, Logic-Based Collision
 Detection
 - IEEE 802.3 or HDLC Frame Delimiting
 - Broadband Ethernet (IEEE 802.3 10BROAD36)
- **Two Modes of Operation**
 - Bit Rates up to 4 Mb/s with On-Chip Encoder/Decoder (High-Integration Mode)
 - Bit Rates up to 20 Mb/s with External Encoder/Decoder (High-Speed Mode)
- High-Performance System Interface
 - 16 MHz Clock, 2 Clocks per Transfer
 - 64 Bytes of Configurable FIFO

- Efficient Memory Use via Buffer and Frame Chaining
- DMA Interface for Retransmission and Continuous Reception without CPU Intervention
 - EOP Signal Generation for 8237 and
 - Tightly Coupled Interface to 82560 Host Interface and Memory Manager
- 82588 Pin- and Software-Compatible Mode
- Local and Remote Power-Down Modes
- Deterministic Collision Resolution
- 24-Bit General Purpose Timer
- On-Chip Jabber Function
- Network Management and Diagnostics
 - Monitor Mode
 - CRC, Alignment, and Short Frame Error Detection
 - Three 16-Bit Event Counters
 - Short or Open Circuit Localization
 - Self-Test Diagnostics
 - Internal and External Loopback
 Operation
 - Internal Register Dump
- High-Speed CHMOS III Technology




Figure 1. 82590 Block Diagram






Figure 2. 82590 Pin Configuration (DIP)

The 82590 is a second-generation, 8-bit data path CSMA/CD controller. Its system interface enables efficient operation with a wide variety of Intel microprocessors (such as iAPX 188, 186, 286, or 386) and industry standard buses (such as the IBM PC I/O channel or Personal System/2TM Micro ChannelTM). The 82590 can be configured to support a wide variety of industry standard networks, including StarLAN, IBM PC Network, and Ethernet/Cheapernet.

The 82590 provides a natural upgrade path for existing 82588 applications, since it is pin and software compatible with its predecessor. Its rich incremental functionality compared to the 82588 can be utilized by selectively modifying existing software drivers.

Together with the 82560 (Host Interface and Memory Manager) the 82590 offers a complete solution for




Figure 3. 82590 Pin Configuration (PLCC)

CSMA/CD LAN adapters oriented to the IBM PC environment. The 82590 fully conforms to existing IEEE 802.3 standards (1BASE5, 10BASE5, 10BASE2, and 10BROAD36). To implement a complete Ethernet/Cheapernet solution, Intel offers the 82C501 Ethernet Serial Interface and the 82502 Ethernet Transceiver chip. Intel also offers the 82592, a 16-bit data path version of the 82590, for higher performance applications.

The 82590 is available in a 28-pin Plastic DIP or a 44-pin PLCC package. It is fabricated with Intel's reliable CHMOS III technology.



Table 1. 82590 Pin Description

Symbol	Pin No. (DIP)	Pin No. (PLCC)	Туре	Name and Function
D7 D6 D5	6 7 8	10 11 12	1/0	DATA BUS—The Data Bus lines are bidirectional, three-state lines connected to the CPU's Data Bus for transfers of data, commands, status, and parameters.
D4 D3 D2	9 10 11	13 14 18	C # 8	ROC 5
D1 D0	12	19		20 Tx0 07 C80
RD Agro E	sε 5 εε	5.9 9.34 (9.24)	1	READ —Together with CS0, CS1, DACK0, or DACK1, Read controls data or status transfers out of the 82590.
WR OXIE	3	4	1	WRITE—Together with CS0, CS1, DACK0, or DACK1, Write controls data or command transfers into the 82590.
CSO DATE	85 75 81	3	2 20 21 3	CHIP SELECT (PORT 0)—When LOW, the 82590 is selected by the CPU for command or status transfer through PORT 0.
RESET S-THYOU (OOJ)	25	40 M	82560	RESET—A HIGH signal on this pin causes the 82590 to terminate current activity. This signal is internally synchronized and must be held HIGH for at least four Clock cycles. When the Clock signal is provided internally (CLKSRC is strapped HIGH), the RESET signal must be held HIGH for at least 50 μs. (PLCC version only.)
SM PCTAI	empino	me 41 and	N Olan	INTERRUPT—A HIGH signal on this pin notifies the CPU that the 82590 is requesting an interrupt.
DRQ0	tion, intelled and last also on of the	held laterf chip, in	d One not Seme nacelve nacelve nance a	DMA REQUEST (CHANNEL 0)—This pin is used by the 82590 to request DMA transfer. DRQ0 remains HIGH as long as the 82590 requires DMA transfers. Burst transfers are thus possible. When the 82590 is programmed for Tightly Coupled Interface, the 82590 notifies the DMA controller of the status of transmission or reception, using this pin together with EOP.
DRQ1 s to 910 to	18 Hasting Interview	hdst al II.	o availab package till tech	DMA REQUEST (CHANNEL 1)—This pin is used by the 82590 to request DMA transfer. DRQ1 remains HIGH as long as the 82590 requires DMA transfers. Burst transfers are thus possible. When the 82590 is programmed for Tightly Coupled Interface, the 82590 notifies the DMA controller of the status of transmission or reception, using this pin together with EOP.
DACKO DACK	1	2	1	DMA ACKNOWLEDGE (CHANNEL 0)—When LOW, this input signal from the DMA controller notifies the 82590 that the requested DMA cycle is in progress. This signal acts similarly to Chip Select for data and parameter transfers, using DMA channel 0. DMA ACKNOWLEDGE (CHANNELS 0 AND 1)—When the DACK1/CS1/EOP pin is programmed to CS1/EOP, this pin provides a DMA acknowledge for both channels 0 and 1. Two DMA acknowledge signals from the DMA controller, DACK0 and DACK1, must be externally ANDed in this mode of operation.



Table 1. 82590 Pin Description (Continued)

Symbol	Pin No. (DIP)	Pin No. (PLCC)	Туре	Mame and			Name and F	evention (DIP) (PIP)	
	transmit data is sck trans a aligned nously sc ported to	o used to incoding LOW of center is synchro at is sup	NIZ	DACK1 or provides a DMA ACM the DMA or progress. transfers, CHIP SEL for comm END OF M	controll This significant or separate	EOP du dedrain EDGE er noting gnal ac OMA ch CORT status	ring configuration output. (CHANNEL 1)—fies the 82590 the similarly to Channel 1. 1)—When LOW, transfer through	which can be programmed to n. When it is configured for EOP, it —When LOW, this input signal from at the requested DMA cycle is in ip Select for data and parameter the 82590 is selected by the CPU PORT 1. nal requests the DMA controller to	
ctive fransmit collision this pin tect n High ss of the	il link is a is pin is 80 that a anadd by lilaion Di action), regardie of the 82	the serice to blode the serice street and serice serice serice serice serice serice derivation der gumation.	prettor I/O notifie for exitor for col need b	clock inpusubsyster In the 44-the state which prostrapped from the inprovides a	ut to this n. pin PLC of CLKS vides ti HIGH, t nternal a clock	CC, this SRC. If ming for he clock of signal	pin can be a clo CLKSRC is strator the 82590 parack for the 82590 parack for the 82590 generator. The C	an input pin. A TTL-compatible of for the 82590 parallel ck input or output, depending on oped LOW, this pin is a clock input allel subsystem. If CLKSRC is parallel subsystem is generated LK pin is then a clock output and y can be one-half of or identical to, d clock, depending on the state of	
HDIH	must be	I data. It	s sene	CLKSRC	FREQ	NI AU Wisosi	CLK	Clock for the Parallel Subsystem	
k. It is	nii Ishas	erif of sh	b sim	0 (LOW)	Don't	Туре	Signal Clock	Clock as Provided on the CLK Pir	
notifies ter a	e 82590 HIGH at	s LOW to		1 (HIGH)	Care 1	0	Internal Clock Divided by Two	Prescaled Clock Generated from the Internal Clock Generator	
ne 82590 the	nables t		V signs I this s	active LOV	n/0-0	0	Internal Clock	Prescaled Clock Generated from the Internal Clock Generator	
CLKSRC	NA ot	6		provides to for the pa provided in	timing for rallel su in the so nfigurat	or the pubsystem or the prize of the prize o	parallel subsystem om is internally go bsystem. The internal	N, a clock signal on the CLK pin m. When strapped HIGH, timing enerated from the clock generator ternal prescaler is programmed equency of the clock for the	
FREQ	NA	7	1	FREQUENCY—When strapped LOW, CLK has an output frequency equal to that of the internal clock. When strapped HIGH, CLK has an output frequency one-half that of the internal clock. The state of this pin is					
X1/X2	15/16	24/25	Ι	relevant only when CLKSRC is strapped HIGH. High Integration Mode OSCILLATOR INPUTS—These inputs may be used to connect a quartz crystal which controls the internal clock generator for the serial subsystem. When CLKSRC is strapped HIGH, the clock generator also provides a clock for the parallel subsystem. X1 may also be driven by a MOS-level clock whose frequency is 8, 10, 16, or 18 times the bit rate of Transmit/Receive data. X2 must be left floating if X1 is connected to an external MOS clock.					



Table 1. 82590 Pin Description (Continued)

	Pin No.	Pin No.		Pin No. Pin No. Pin No.					
Symbol	(DIP)	(PLCC)	Туре	Name and Function (Sud) loding					
	mergorg	ch can be	riw nig	High Speed Mode letter a state of the Speed Mode letter as a state					
TxC) = 101 b	150	24	noltan.	TRANSMIT CLOCK—This signal provides the fundamental timing for the serial subsystem. The clock is also used to transmit data					
	coni sidt ,	Vou negl	V-01 1	synchronously on the TxD pin. For NRZ encoding, data is					
	MMG bels	the reque	90 that						
	data and	Select for	lo Chip	Manchester encoding, the transmitted bit center is aligned with the LOW to HIGH transition.					
RxC	16	25 8	dt WO	RECEIVE CLOCK—This clock is used to synchronously sample					
		LTA	ough PC	data on the RxD pin. Only NRZ data format is supported for					
controller to	and only	requests	it signa	reception. The state of the RxD pin is sampled on the HIGH to LOW transition.					
		or the 825	0	CARRIER SENSE—In High Speed Mode this pin is Carrier Sense, CRS, and is used to notify the 82590 that the serial link is active TRANSMIT CLOCK—In High Integration Mode this pin is Transm Clock, TCLK.					
no pribne			a clock	Clock, TCLK. 2019 rig-As art at 204					
a clock i TOS senerated penerated output and identical to the state of	ystem is n a clock half of or	d subsysta rallet subs pin is the an be one	590 pa ha CLK lency c	Integration Mode collisions are sensed by this pin regardless of the					
RxD	19	31	1	RECEIVE DATA—This pin receives serial data. It must be HIGH when not receiving.					
TxD	20	32	0	TRANSMIT DATA—This pin transmits data to the serial link. It is					
the CLK Pin	no babiyo	ock as P		HIGH when not transmitting.					
RTS mort becare	21 Nock Ger Glock Ge	33 Delegaen	O cok P	REQUEST TO SEND —When this signal is LOW the 82590 notifies the channel that it has data to transmit. It is forced HIGH after a reset or when transmission is stopped.					
CTS/LPBK	gnal on the	When str	ystem.	CLEAR TO SEND—An active LOW signal which enables the 82590 to start transmitting data. Asserting this signal HIGH stops the transmission. LOOPBACK—This pin, in conjunction with a pull-down resistor, can be programmed to provide an active HIGH loopback signal to the external interface device.					
V _{CC} and a	28	43	upert er	POWER: +5V ±10% noo ganub					
	nort tuet	44	N CO W	PEO NA 7 I FREQUENCY-When strapped LO					
V _{SS}	18 1/1	21	trappe	GROUND: 0Vanielal ed. to ledt of					
VSS	te of this		poto lar	teini ent to tent fleri-eno vaneupert					
		23		relevant only when CLKSRC is stra					
		20							



FUNCTIONAL DESCRIPTION

Internal Architecture

The 82590 consists of a parallel subsystem, a serial subsystem, and a FIFO subsystem (see Figure 1).

Parallel Subsystem

The parallel subsystem consists of a bus interface unit (BIU), command and status registers, a 24-bit general purpose timer, and three 16-bit event counters... or status registers, the two additional bytes are u.srell

The BIU provides an 8-bit data bus interface to the external system bus. It handles all data transfers to and from memory (at speeds up to 8 Mbytes/sec.), accepts commands from the CPU, and provides status to the CPU. There are two separate I/O ports, Port 0 and Port 1; and two separate DMA channels, Channel 0 and Channel 1. Port 0 is the 82588-compatible I/O port through which the CPU issues commands such as Transmit and Receive Enable. The 82590's enhanced features, such as the general purpose timer and event counters, are accessed through Port 1. The two DMA channels are independent of each other and can be used for high-performance operations such as simultaneous transmission and reception.

The 24-bit timer consists of a 24-bit maximum count register, a 24-bit count register, and associated control bits in the command registers. Its clock source can be the transmit clock or the parallel subsystem clock. The timer can be programmed to halt or continue on a terminal count with or without causing an interrupt.

The three 16-bit event counters can be programmed to count valid frames, collided frames, and errored (CRC or Alignment) frames. When these event counters are used in Monitor mode, the 82590 is capable of maintaining the network statistics by itself; i.e., without requesting DMA services or causing interrupts to the CPU. I have (180 to) 080 and gride autore

Serial Subsystem MO and yd between

The serial subsystem consists of a CSMA/CD unit, a data encoder and decoder, collision detect and carrier sense logic, and a clock generator.

The 82590's CSMA/CD unit is highly flexible in implementing the CSMA/CD protocol. It can operate in a variety of IEEE 802.3 and other CSMA/CD LAN including 1BASE5 (StarLAN, environments,

10BASE5 (Ethernet), 10BASE2 (Cheapernet), and the IBMTM PC Network (Baseband and Broadband). The programmable parameters include:

- Framing (IEEE 802.3 Framing or HDLC Framing)
- Address Field Length
- Station Priority
- Interframe Spacing
- Slot Time ponois she si supris notalloso ent. besi
- CRC-32 or CRC-16

rystal. The crystal frequency should The CSMA/CD unit also has a mode of operation which implements deterministic collision resolution (DCR). The DCR algorithm is fully compatible with the MULTIBUS™ II Serial System Bus (SSB) specifications.

The encoder and decoder in the serial subsystem is capable of NRZI, Manchester, and Differential Manchester encoding and decoding at bit rates up to 4 Mb/s in High-Integration Mode, and Manchester encoding at bit rates up to 20 Mb/s in High-Speed Mode. A digital phase-lock loop is used in High-Integration Mode to decode the receive data and to generate the synchronous receive clock.

The collision detect and carrier sense logic generate the internal collision detect and carrier sense signals for the CSMA/CD unit.

The 82590 implements several different internal, logic-based collision detect mechanisms. Two of these, Code Violation and Bit Comparison, are also available with the 82588. The Code Violation method defines a collision where a transition edge occurs outside the area of normal transitions (as specified by the data encoding method). For example, if there are no mid-bit cell transitions in the Manchester encoded data, this method interprets that condition as a collision. The Bit Comparison method compares the signature of the transmitted frame to the signature of the received frame. If the signatures are different, a collision is assumed to have occurred. Two other internal collision detect methods implemented in the 82590 are Source Address Comparison and StarLAN CPS (Collision Presence Signal) Recognition. The Source Address Comparison compares the source address field of the transmitted frame to the source address field of the received frame. If the source addresses are different, it assumes that a collision has occurred resulting in data corruption in the source address field. The StarLAN CPS Recognition method looks for the specific collision presence signal defined by the IEEE 802.3 1BASE5 standard. Other abnormal circumstances, such as no carrier for more than one-half slot time in the receive channel during transmission, are interpreted as collisions by the 82590.



In addition to these internal, logic-based collision detection methods, an external means of collision detection can be used in parallel by using the $\overline{\text{CDT}}$ input pin.

The clock generator in the serial subsystem is available only in High-Integration Mode and provides timing for the serial subsystem. The clock signal can also be routed to the parallel subsystem, if so desired. The oscillator circuit is designed for use with an external, parallel resonant, fundamental mode crystal. The crystal frequency should be selected at $8\times$, $10\times$, $16\times$, or $18\times$ the required serial bit rate.

FIFO Subsystem

The FIFO subsystem is located between the parallel subsystem and the serial subsystem. It consists of a transmit FIFO, a receive FIFO, and FIFO control logic. The transmit and receive FIFOs are independent of each other and individually provide optimal interfaces between the two subsystems which may have different speeds. There is a total of 64 bytes that can be used for the two separate FIFOs. During configuration these 64 bytes can be divided into one of four possible combinations: 16 and 16 bytes, 16 and 48 bytes, 32 and 32 bytes, or 48 and 16 bytes for the transmit and receive FIFO respectively. The FIFO threshold is also programmed during configuration.

PROGRAMMING MODEL—REGISTER OVERVIEW

Figure 4 shows the 82590 internal registers that are directly accessible through the 8-bit I/O ports: Port 0 and Port 1. The registers enclosed in darker lines are 82588-compatible registers and are accessible only through Port 0.

Figure 5 shows the Port 0 commands. All of the Port 0 commands are compatible with the 82588 except for the NOP command with the channel bit set to 1. If the NOP command is executed with the channel bit set to 1, the active port is switched to Port 1. Port 0, which is selected by $\overline{\text{CSO}}$ in hardware, logically becomes Port 1. When the hardware does not support the second chip select, $\overline{\text{CSI}}$, this software port

switch command is used. Figure 6 shows the Port 1 commands. When the SWT-TO-PORT-0 command is executed, the active port is switched back to Port 0.

The 82590 can be configured to have 4 or 6 bytes of status registers in Port 0 (see Figures 4 and 7). When configured to 4 bytes of status registers, formats of these registers are identical to those of the 82588. The first three status registers (STATUS 0 through 2) contain the information about the last command executed or the last frame received. The last status register, STATUS 3, contains the state of the 82590. When the 82590 is configured to 6 bytes of status registers, the two additional bytes are used to report a more complete status of the most recently received frame.

Status of the timer and event counters is available in the Port 1 status registers as shown in Figure 8.

82590 AND HOST INTERACTION

The CPU interacts with the 82590 through the system's memory and the 82590's on-chip registers. The CPU creates a data structure in memory, programs the external DMA controller with the start address and byte count of the memory block, and issues a command to the 82590.

The chip select and interrupt lines are used to communicate between the 82590 and the CPU as shown in Figure 9. The interrupt signal is used by the 82590 to attract the CPU's attention. The chip select signal is used by the CPU to attract the 82590's attention. Note that the 82590 does not have any address lines.

There are two kinds of transfers over the bus: command/status and data transfers. The command/status transfers are always performed by the CPU. The data transfers are requested by the 82590, and are usually performed by a DMA controller. Table 2 shows the command/status and data transfer control signals. The CPU writes commands to the 82590 using the \overline{CSO} (or \overline{CSI}) and \overline{WR} signals, and reads status using the \overline{CSO} (or \overline{CSI}) and \overline{RD} signals. When data transfers are performed, \overline{DACKO} or \overline{DACKI} must be asserted by the DMA controller instead of the Chip Select.






Figure 4. Programming Model—Directly Accessible Registers (Accessible Through 8-Bit I/O Port[s])






Figure 5. Port 0 Commands




Figure 6. Port 1 Commands






Figure 7. Port 0 Status Registers




Figure 8. Port 1 Status Registers




Figure 9. 82590/Host CPU Interaction

Table 2. Data Bus Control Signals and Functions

Pin	Name		
CS0 CS1*	RD	WR	Function 99X9
1 d-3 pl	1 1	X 1	No Transfer To/From Command/Status
0	0	0	Illegal
0	0	1 ,	Read from Status Register
0	1	0 0	Write to Command Register
DACKO DACK1*	RD	WR	erraniir-bone xerullon-Aborted lagnose-Failed
1	X	X	No DMA Transfer
0	1	1	
0	0	0	Illegal
O. Velue	- 0	1 R resnuo	Data Read from DMA Channel 0 (or 1)
BH O = 1	1	0	Data Write to DMA Channel 0 (or 1)

^{*}Only one of $\overline{\text{CS0}}$, $\overline{\text{DACK0}}$, or $\overline{\text{DACK1}}$ may be active at any time.

To initiate an operation such as Transmit or Configure (see Figure 5), the command from the CPU must first be written to the 82590. Any parameters or data associated with the command are transferred from memory to the 82590 using DMA. Upon completion of the operation, the 82590 updates the appropriate status registers and sends an interrupt to the CPU.

FRAME TRANSMISSION

To transmit a frame, the CPU prepares a Transmit Data Block in memory as shown in Figure 10. Its first two bytes specify the length of the rest of the block. The next few bytes (up to six) contain the destination address of the station the frame is being sent to. The rest of the block is the data field. The CPU programs the DMA controller with the start address of the block, length of the block, and other control information and then issues a Transmit command to the 82590. Upon receiving this command, the 82590 fetches the first two bytes of the block to determine its length. If the link is free and the first data byte was fetched, the 82590 begins transmitting the preamble and concurrently fetches more bytes from the Transmit Data Block and loads them into the transmit FIFO to keep them ready for transmission.






Figure 10. The 82590 Frame Structure and Location of Data Element in System Memory

The destination address is transmitted after the preamble. This is followed by the source or the station individual address, which was previously stored in the 82590 by the IA-Setup command. After this, the entire information field is transmitted, followed by a CRC field calculated by the 82590. If a collision is encountered during transmission of the frame, then the transmission is aborted after a jam pattern is sent. If the collision is detected during preamble transmission, the 82590 transmits the jam pattern after the entire preamble is transmitted. An interrupt is then generated to inform the CPU of the unsuccessful transmission due to a collision. The CPU reinitializes the DMA controller and issues a Retransmit command to the 82590. Retransmission is done by the CPU exactly as the Transmit command is done, except the Retransmit command keeps track of the number of collisions encountered. When the 82590 gets the Retransmit command and the backoff timer is expired, it transmits the frame again. Retransmission is repeated until the attempt is successful, or until the preprogrammed retry number ex-

If the 82590 is programmed to generate the EOP signal to the 8237 or 82380 DMA controller, or if it is

used with a DMA controller which implements the Tightly Coupled Interface, the CPU's involvement in retransmission is greatly reduced.

FRAME RECEPTION

The 82590 can receive frames when its receiver has been enabled. The 82590 checks for an address match for an Individual address, a Multicast address, or a Broadcast address. It the Promiscuous mode the 82590 receives all frames. When the address match is successful, the 82590 transfers the frame to memory using the DMA controller. Before enabling the receiver, it is the CPU's responsibility to make a memory buffer area available to the receiver and to properly program the starting address of the DMA controller. The received frame is transferred to the memory buffer in the format shown in Figure 11. This method of reception is called Single Buffer reception; the entire frame is contained in one continuous buffer. Upon completion of reception, the status of the reception is appended at the end of the received frame in the memory buffer, and the total number of bytes transferred to the memory buffer is loaded into the internal status registers 1 and 2. An interrupt is then generated to inform the CPU of the frame reception. The second AMO & down beau






Figure 11. Single Buffer Reception

If the frame size is unknown, memory usage can be optimized by using Multiple Buffer reception. In this mode of operation, the 82590 can dynamically allocate memory space as it receives frames. This method requires both DMA channels to receive the frame alternately. As frame reception begins, the 82590 interrupts the CPU and automatically requests assignment of the next available buffer. The CPU does this and loads the second DMA channel with the next buffers information so the 82590 can immediately switch to the other channel when the current buffer is full. When the 82590 switches from the first to the second buffer it again interrupts the CPU and requests another buffer to be allocated on the previous channel. This process continues until the entire frame is received. The received frame is spread over multiple memory buffers. The link between the buffers is easily maintained by the CPU, using a buffer chain descriptor structure in memory as shown in Figure 12. This dynamic allocation of memory buffers results in efficient use of available storage when handling frames of widely differing

If the 82590 is programmed to generate the EOP signal to the 8237 or 82380 DMA controller, or if it is used with a DMA controller which implements the Tightly Coupled Interface, buffer reclamation and

more advanced data structures for the buffer area can significantly improve system performance.

EOP SIGNAL TO THE DMA CONTROLLER

The 82590 can be programmed to assert the EOP signal to the 8237 or 82380 DMA controller when one or more of the following occurs:

- · A collision during transmission
- An error (CRC or alignment) during reception
- A good frame reception

If the 8237 or 82380 is programmed for Auto-initialize mode and if the 82590 is programmed to assert the EOP signal on a collision during transmission, the retransmission following a collision is done automatically by the 8237 and the 82590. The 8237 will reinitialize itself automatically and the 82590 will retransmit the same frame from the same memory area without CPU intervention. When the 82590 is programmed for this mode it does not interrupt the CPU upon a collision, and the CPU does not need to issue a Retransmit command to the 82590. The CPU is interrupted only after a successful transmission or retransmission, or after a transmission failure, such as DMA.underrun.




Figure 12. Multiple Buffer Reception

If the 82590 is programmed to assert the $\overline{\text{EOP}}$ signal when an error occurs during reception, the 8237 or the 82380 in Auto-initialize mode will be able to reclaim the memory area which would otherwise be wasted for the errored frame reception. If the 82590 is programmed to assert $\overline{\text{EOP}}$ at the end of a good frame reception, automatic buffer switching can be accomplished by alternating the DMA channels with the 8237 or the 82380. When the 82380 is used, the buffer switching can be done with only one DMA channel.

The EOP signal must be derived from the DACK1/CS1/EOP pin using external logic (see Figure 13).

82590/82560 TIGHTLY COUPLED INTERFACE

The 82590 has a mode of operation called "Tightly Coupled Interface." In this mode the 82590 provides a tightly coupled interface to a DMA controller in order to execute some of the time-critical processes of the CSMA/CD protocol without any CPU intervention. By using the 82590's companion chip, the 82560, or by implementing the Tightly Coupled Interface in a DMA controller, operations such as automatic retransmission, continuous back-to-back frame reception, and transmit and/or receive buffer chaining can be accomplished.

The 82590 provides the status of the current active transmission or reception to the DMA controller by using the DRQ and EOP signals at the end of every

DMA cycle. The status is encoded according to Table 3. As long as the 82590 generates DRQ High and EOP Floating at the rising edge of RD or WR, the DMA controller repeats DMA transfers. If the transmission is completed without collisions or if the reception is good (no collision, no CRC, or no Alignment error), then DRQ and EOP both become Low at the end of a DMA transfer which follows the last DMA data transfer. If the transmission encountered a collision or if the reception had an error. DRQ becomes High and EOP becomes Low. The DMA controller must decode these signals appropriately and must reinitialize the DMA channel so it can retransmit the same frame or reclaim the otherwise wasted buffer. It is the DMA controller's responsibility to reprogram itself for the next appropriate operation.

The 82560 fully implements the Tightly Coupled Interface and provides very high-performance DMA services for the 82590 with minimal CPU involvement.

NETWORK MANAGEMENT AND DIAGNOSTICS

The 82590 provides a large set of diagnostic and network management functions including: internal and external loopback, monitor mode, optional capture of all frames regardless of destination address (Promiscuous mode), and time domain reflectometry for locating fault points in the network cable. The 82590 Dump command ensures software reliability by dumping the contents of the 82590 internal registers into the system memory.






Figure 13. Demultiplexing DACK/CS1/EOP Pin

Table 3. Transmit/Receive Status Encoding on DRQ and EOP

DRQ	EOP	IT IS	Status Information
ption had an eroir, DRO be	Histon or S-iH rece	00 B	Idle swaching can be done with only one felt.
stolles Low, The DMA con	Hi-Z	lou	DMA Transfer
A channel so itoran retrans	MO entropilationer t	euen -	Transmission or Reception Terminated OK
er of viilidiahogaer ahellorin	er. It is the OMA cor	Hud	Transmission or Reception Aborted

OTHER ENHANCEMENTS

Compared to the 82588 the 82590 has a number of functional and performance enhancements. This section lists some of these enhancements which are not covered in other sections.

- Multi-IA—The 82590 implements multiple-individual address (Multi-IA) screening. It can receive more than one IA frame in this mode.
- Power Down Modes—Two power down modes, Local Power Down and Remote Power Down, are available. When the 82590 is in Remote Power Down mode, it can be powered up remotely by sending a special frame to it.
- Automatic Padding and IEEE 802.3 Length Field—If a frame to be transmitted is shorter than the configured Slot Time, the 82590 automatically appends pad bytes up to the shortest

frame greater than the Slot Time. If the data field of a received frame is longer than the byte count indicated in the Length field, the extra bytes are stripped automatically according to the Length field. Erroneous conditions are detected and reported by the 82590. An example of such conditions is reception of a frame which is shorter than the byte count indicated in the Length field.

- Automatic Retransmission on Collision During Preamble—The 82590 can be programmed to retransmit automatically if it detects a collision during transmission of the preamble.
- ⑤ On-Chip Jabber Function—The 82590 can be programmed to provide an on-chip jabber function.



- © CRC Transfer to Memory—The 82590 can be programmed to transfer the CRC field of a received frame into memory.
- D Loopback Signal to the 82C501—The 82590 can be programmed to provide an active High loopback signal to the 82C501 (see Figure 14).
- StarLAN—The 82590 can be configured to recognize the IEEE 802.3 1BASE5 Collision Presence Signal (CPS). In this mode it also delays deactivation of the RTS signal at the end of a frame transmission in order to insert an end-of-frame marker according to the standard.

APPLICATIONS

The 82590 can be used in a variety of applications. When it is used in High-Integration Mode, it implements most of the Data Link and Physical Layer functions required by the IEEE 802.3 1BASE5 (Star-LAN) and the IBM PC Network—Baseband and Broadband. When it is used in High-Speed Mode, it can work with the 82C501 and the 82502 for IEEE 802.3 10BASE5 (Ethernet) and 10BASE2 (Cheapernet) implementations.

If the desired network requires determinism, the 82590's Deterministic Collision Resolution (DCR) method can be used.

Figure 15 shows a block diagram of an 82590/82560 StarLAN adapter board. The 82560 provides the following functions: DMA for the 82590 with Tightly Coupled Interface and dual-port memory control for the static RAM. The 82590 is configured to High-Integration mode to minimize the serial interface logic.





Figure 14. Loopback Output to the 82C501

ELECTRICAL SPECIFICATIONS

DC/AC Specifications not available at publication time. Please consult the latest revision of this data sheet.







82592 ADVANCED CSMA/CD LAN CONTROLLER WITH 16-BIT DATA PATH

- Supports Industry Standard LANs
 - StarLAN (IEEE 802.3 1BASE5)
 - IBM* PC Network—Baseband and Broadband
 - Ethernet and Cheapernet (IEEE 802.3 10BASE5 and 10BASE2)
- Broadband Ethernet (IEEE 802.3
- Integrates Physical and Data Link Layers of OSI Model
 - Complete CSMA/CD Medium Access
 Control (MAC) Functions
 - Manchester, Differential Manchester, or NRZI Encoding/Decoding
 - On-Chip, Logic-Based Collision Detection
 - IEEE 802.3 or HDLC Frame Delimiting
- **Two Modes of Operation**
 - Bit Rates Up to 4 Mb/s with On-Chip Encoder/Decoder (High-Integration Mode)
 - Bit Rates Up to 20 Mb/s with External Encoder/Decoder (High-Speed Mode)
- High-Performance System Interface
 16 MHz Clock, 2 Clocks per Transfer
 - 64 Bytes of Configurable FIFO

- Efficient Memory Use via Buffer and Frame Chaining
- DMA Interface for Retransmission and Continuous Reception Without CPU Intervention
 - EOP Signal Generation for 8237 and 82380
 - Tightly Coupled Interface to 82560 Host Interface and Memory Manager
- Supports 8- or 16-Bit DMA Transfers
- Local and Remote Power-Down Modes
- Deterministic Collision Resolution
- 24-Bit General Purpose Timer
- On-Chip Jabber Function
- Network Management and Diagnostics
 - Monitor Mode
 - CRC, Alignment, and Short Frame
 Error Detection
 - Three 16-Bit Event Counters
 - Short or Open Circuit Localization
 - Self-Test Diagnostics
 - Internal and External Loopback Operation
 - Internal Register Dump
- High-Speed CHMOS III Technology




Figure 1. 82592 Block Diagram

*IBM is a trademark of International Business Machines Corporation.






Figure 2. 82592 Pin Configuration (DIP)

The 82592 is a second-generation, 16-bit data path CSMA/CD controller. Its system interface enables efficient operation with a wide variety of Intel microprocessors (e.g., 80186, 80286, or 80386) and industry standard buses (such as the IBM PC I/O channel or Personal System Micro Channel). The 82592 can be configured to support a wide variety of industry standard networks, including StarLAN, IBM PC Network, and Ethernet/Cheapernet.

Together with the 82560 (Host Interface and Memory Manager) the 82592 offers a complete solution for




Figure 3. 82592 Pin Configuration (PLCC)

CSMA/CD LAN adapters oriented to the IBM PC environment. The 82592 fully conforms to existing IEEE 802.3 standards (1BASE5, 10BASE5, 10BASE2, and 10BROAD36). To implement a complete Ethernet/Cheapernet solution, Intel offers the 82C501 Ethernet Serial Interface and the 82502 Ethernet Transceiver chip. Intel also offers the 82590, an 8-bit data path version of the 82592. The 82590 is pin and software compatible with the 82588.

The 82592 is available in a 40-pin Plastic DIP or a 44-pin PLCC package. It is fabricated with Intel's reliable CHMOS III technology.




Table 1. Pin Description

Symbol	Pin No. (DIP)	Pin No. (PLCC)	Туре	Name and Function loding				
D15	22	32	1/0	DATA BUS: The Data Bus lines are bidirectional, three-state lines connected to the CPU's Data Bus for transfers of data, commands,				
D14	23	31	T seen	status, and parameters.				
D13	24	30	eter tra	Status, and parameters.				
D12	25	29						
D11	37	9	SUBME	DINA ACKNOWLEDGE (CHAI				
D10	38	10	benma	DACKT/CST/EOP pin.ls progr				
D9 0W	39	ale 11 do		provides a DMA soknowledge				
D8	40	12 A	the Di	of alangia egbetworota AMO				
D7	of opporatio	13	ni bed	MA Viternality AND DACKO, must be externally AN				
D6	2	14	nio teno	DACKT 28 42 1 This is a multifunction, bloineat				
D5	3	THE RESERVE OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TO PERSON NAMED		STAFOR JUNEAU TO DACKE OF CSTAFOR JUNEAU				
D4	4	16		for EOP, it provides an open-di				
D3	5 140			DMA ACKNOWLEDGE (CHAI				
D2				signal from the DMA controller				
D1 0 V				requested DMA cycle is in prog				
DO				Chip Select for data and peran				
RD yd be	36 9	ne8255	in LOW	READ: Together with CS0, CS1, DACK0, or DACK1, Read controls data or status transfers out of the 82592.				
WR	34	9 4 8 n	ipuj sig e DMA	WRITE: Together with CS0, CS1, DACK0, or DACK1, Write controls data or command transfers into the 82592.				
CS0	33	d jn 3 i de	is only his pin	CHIP SELECT (PORT 0): When LOW, the 82592 is selected by the CPU for command or status transfer through PORT 0.				
	26 and 26	bming for H, the clo	be a c SRC, if rovides and HIC thom t	RESET: A HIGH signal on this pin causes the 82592 to terminate current activity. This signal is internally synchronized and must be held HIGH for at least four Clock cycles. When the Clock signal is provided internally (CLKSRC is strapped HIGH), the RESET signal must be held HIGH for at least 50 μs. (PLCC version only.)				
INT	27	41	0	INTERRUPT: A HIGH signal on this pin notifies the CPU that the 82592 is requesting an interrupt.				
DRQ0	14	27	0	DMA REQUEST (CHANNEL 0): This pin is used by the 82592 to request DMA transfer. DRQ0 remains HIGH as long as the 82592				
		OIO Site	dociO	requires DMA transfers. Burst transfers are thus possible. When the 82592 is programmed for Tightly Coupled DMA Interface, the 82592 notifies the DMA controller of the status of transmission or				
	scaled of	ock Pre	J Ismal	reception, using this pin together with EOP.				
DRQ1	15	28	0	DMA REQUEST (CHANNEL 1): This pin is used by the 82592 to request DMA transfer. DRQ1 remains HIGH as long as the 82592				
	scaled of	lock Pre	D farries	requires DMA transfers. Burst transfers are thus possible. When the 82592 is programmed for Tightly Coupled DMA Interface, the 82592 notifies the DMA controller of the status of transmission or reception, using this pin together with EOP.				




Table 1. Pin Description (Continued)

Symbol	Pin No. (DIP)	Pin No. (PLCC)	Туре	Mame		Nan	ne and Function		
DACKO/ DACK	32,000	len 2 toeri to erefens	old one a	DMA ACKNOWLEDGE (CHANNEL 0): When LOW, this input signal from the DMA controller notifies the 82592 that the requested DMA cycle is in progress. This signal acts similarly to Chip Select for data and parameter transfers, using DMA channel 0. DMA ACKNOWLEDGE (CHANNELS 0 AND 1): When the DACK1/CS1/EOP pin is programmed to CS1/EOP, this pin provides a DMA acknowledge for both channels 0 and 1. Two DMA acknowledge signals from the DMA controller, DACK0 and DACK1, must be externally ANDed in this mode of operation.					
DACK1 CS1/EOP	28	42	-1	This is a multifunction, bidirectional pin which can be programmed to DACK1 or CS1/EOP during configuration. When it is configured for EOP, it provides an open-drain output. DMA ACKNOWLEDGE (CHANNEL 1): When LOW, this input signal from the DMA controller notifies the 82592 that the requested DMA cycle is in progress. This signal acts similarly to Chip Select for data and parameter transfers, using DMA channel					
	KT, Write	3	1/0	1. CHIP SELECT (PORT 1): When LOW, the 82592 is selected by the CPU for command or status transfer through PORT 1. END OF PROCESS: A LOW output signal requests the DMA controller to terminate the active DMA service.					
CLK di vd b		seas5 ent 109 dguo		CLOCK: In the 40-pin DIP, this is only an input pin. A TTL-compatible clock input to this pin provides the timing for the 82592 parallel subsystem.					
ist be held ipped. µs. (PLCC	sho is str	synchronid nally (CLK HIGH for a	lemally laber. de intendender	In the 44-pin PLCC, this pin can be a clock input or output, depending on the state of CLKSRC. If CLKSRC is strapped LOW, this pin is a clock input which provides timing for the 82592 parallel subsystem. If CLKSRC is strapped HIGH, the clock for the 82592 parallel subsystem is generated from the internal clock generator. The CLK pin is then a clock output and provides a clock signal whose frequency can be one-half of, or identical to, the frequency of the internally generated clock, depending on the state of FREQ.					
92 to	by the 625			CLKSRC	FREQ	A REC	CLK	Clock for the	
	ng as the B					Туре	Signal	Parallel Subsystem	
	ed DMA Ir	htty Coupl	d for Tig	0 (LOW)	Don't Care	ent ner	Clock	Clock as provided on the CLK pin.	
		.90	er with E	1 (HIGH)	irit g t rieu	0	Internal Clock	Prescaled clock	
	by the 825 og as the t lossible.	ol es HOII	t eniami	HANNEL 1 er. DRO1 re	UEST (C	A REC	Divided by Two	generated from the internal clock generator.	
		hely Coupl fithe statu	d for Tig	progr k imme he DMA coi s pin rogeth	collition		Internal Clock	Prescaled clock generated from the internal clock generator	
CLKSRC	NA	6	1	CLOCK SOURCE: When strapped LOW, a clock signal on the CLK pin provides timing for the parallel subsystem. When strapped HIGH, timing for the parallel subsystem is internally generated from the clock generator provided in the serial subsystem. The internal prescaler is programmed during configuration to determine the frequency of the clock for the parallel subsystem.					



Table 1. Pin Description (Continued)

Symbol	Pin No. (DIP)	Pin No. (PLCC)	Туре	Name and Function					
FREQUE One (Isrneq (Enadbsons)	NA time tand abuloni a	ndin 7 robassi (Baseb) rametar	ion i (tenta (tenta (telvori abia patis	REQUENCY: When strapped LOW, CLK has an output frequency ual to that of the internal clock. When strapped HIGH, CLK has an tput frequency one-half that of the internal clock. The state of this is relevant only when CLKSRC is strapped HIGH.					
X1/X2	12/13	25/26	EEI 80 ild Len fly Spacin Spacin CRC-1	HIGH INTEGRATION MODE OSCILLATOR INPUTS: These inputs may be used to connect a quartz crystal which controls the internal clock generator for the serial subsystem. When CLKSRC is strapped HIGH, the clock generator also provides a clock for the parallel subsystem. X1 may also be driven by a MOS-level clock whose frequency is 8, 10, 16, or 18 times the bit rate of Transmit/Receive data. X2 must be left floating if X1 is connected to an external MOS clock.					
	a 12 a for a	e multino	find C to atmi gis AC 8 II lart	HIGH SPEED MODE TRANSMIT CLOCK: This signal provides the fundamental timing for the serial subsystem. The clock is also used to transmit data synchronously on the TxD pin. For NRZ encoding, data is transferred to the TxD pin on the HIGH to LOW clock transition. For Manchester encoding, the transmitted bit center is aligned with the LOW to HIGH transition.					
RxC several of nem learning of qui definition	lei13 er MC bas MC bas	26 00 16 8 8 6 00 16 00 0 0 0	nd laed ZI, Ma ing ani	RECEIVE CLOCK: This clock is used to synchronously sample data on the RxD pin. Only NRZ data format is supported for reception. The state of the RxD pin is sampled on the HIGH to LOW transition.					
TCLK/CRS	21 beau ai c	33	0	CARRIER SENSE: In High Speed Mode this pin is Carrier Sense, CRS and is used to notify the 82592 that the serial link is active. TRANSMIT CLOCK: In High Integration Mode this pin is Transmit Clock, TCLK.					
CDT staremen big elengia sama techatri tosa	20 ol esnes ramas l	34 teinus ta ins toole	s toete o noisil nu QO	COLLISION DETECT: This input notifies the 82592 that a collision has occurred. In High Speed Mode a collision is sensed by this pin only when the 82592 is configured for external Collision Detect (external means are then required for collision detection). In High Integration Mode collisions are sensed by this pin regardless of the internal or external Collision Detect configuration of the 82592.					
RxD am	ne16 en	38	noibille toitsloi	RECEIVE DATA: This pin receives serial data. It must be HIGH when not receiving.					
TxD	17 u need	37	0	TRANSMIT DATA: This pin transmits data to the serial link. It is HIGH when not transmitting.					
RTS UCCO	po.18 ou sons (as	36	0	REQUEST TO SEND: When this signal is LOW the 82592 notifies the channel that it has data to transmit. It is forced HIGH after a reset or when transmission is stopped.					
CTS/LPBK	nt 191 a contrar de la contrar	35 no exception most sequent registerial existerial	1/0 nethod 3it Cor strans ame, ir sumed	CLEAR TO SEND: An active LOW signal which enables the 82592 to start transmitting data. Asserting this signal HIGH stops the transmission. LOOPBACK: This pin, in conjunction with a pull-down resistor, can be programmed to provide an active HIGH loopback signal to the external interface device.					
V _{CC}	29 30 31	1 43 44	en no son an pacel	POWER: +5V ±10%.					
V _{SS}	9	21 22	Figure Figure Street	GROUND: 0V.					



FUNCTIONAL DESCRIPTION

Internal Architecture NIO MOJ beggs

The 82592 consists of a parallel subsystem, a serial subsystem, and a FIFO subsystem (see Figure 1).

PARALLEL SUBSYSTEM

The parallel subsystem consists of a bus interface unit (BIU), command and status registers, a 24-bit general purpose timer, and three 16-bit event counters.

The BIU provides an 8- and/or 16-bit interface to the external system bus. It handles all data transfers to and from memory (at speeds up to 16 Mbytes/sec.), accepts commands from the CPU, and provides status to the CPU. There are two separate 8-bit I/O ports, Port 0 and Port 1; and two separate 8- or 16bit DMA channels, Channel 0 and Channel 1. The 8bit I/O ports are interfaced to the CPU via the data lines D₀-D₇. The DMA channels can be configured for an 8- or 16-bit data path during initialization, and are typically interfaced to an external DMA controller. When the 82592 is reset by hardware or software, the DMA channels are initialized for 8-bit data path. The CPU can then configure the 82592 for a 16-bit data path if desired. Once the DMA channels are configured for a 16-bit data path all subsequent DMA transfers are performed on the data lines Do-D₁₅. The two DMA channels are independent and can be used for high-performance operations such as simultaneous transmission and reception.

The 24-bit timer consists of a 24-bit maximum count register, a 24-bit count register, and associated control bits in the command registers. Its clock source can be the transmit clock or the parallel subsystem clock. The timer can be programmed to halt or continue on a terminal count with or without causing an interrupt.

The three 16-bit event counters can be programmed to count valid frames, collided frames, and errored (CRC or Alignment) frames. When these event counters are used in Monitor mode, the 82592 is capable of maintaining the network statistics by itself; i.e., without requesting DMA services or causing interrupts to the CPU.

SERIAL SUBSYSTEM

The serial subsystem consists of a CSMA/CD unit, a data encoder and decoder, collision detect and carrier sense logic, and a clock generator.

The 82592's CSMA/CD unit is highly flexible in implementing the CSMA/CD protocol. It can operate in a variety of IEEE 802.3 and other CSMA/CD LAN environments, including 1BASE5 (StarLAN), 10BASE5 (Ethernet), 10BASE2 (Cheapernet), and the IBM PC Network (Baseband and Broadband). The programmable parameters include:

- Framing (IEEE 802.3 Framing or HDLC Framing)
- Address Field Length
- Station Priority
- Interframe Spacing
- Slot Time
- CRC-32 or CRC-16

The CSMA/CD unit also has a mode of operation which implements deterministic collision resolution (DCR). The DCR algorithm is fully compatible with the MULTIBUS™ II Serial System Bus (SSB) specifications.

The encoder and decoder in the serial subsystem is capable of NRZI, Manchester, and Differential Manchester encoding and decoding at bit rates up to 4 Mb/s in High-Integration Mode, and Manchester encoding at bit rates up to 20 Mb/s in High-Speed Mode. A digital phase-lock loop is used in High-Integration Mode to decode the receive data and to generate the synchronous receive clock.

The collision detect and carrier sense logic generate the internal collision detect and carrier sense signals for the CSMA/CD unit.

The 82592 implements several different internal, logic-based collision detect mechanisms. Two of these, Code Violation and Bit Comparison, are also implemented in the 82588 (8-bit NMOS High Integration LAN Controller), and have been used in a variety of applications. The Code Violation method defines a collision where a transition edge occurs outside the area of normal transitions (as specified by the data encoding method). For example, if there are no mid-bit cell transitions in the Manchester encoded data, this method interprets that condition as a collision. The Bit Comparison method compares the signature of the transmitted frame to the signature of the received frame. If the signatures are different, a collision is assumed to have occurred. Two other internal collision detect methods are Source Address Comparison and StarLAN CPS (Collision Presence Signal) Recognition. The Source Address Comparison compares the source address field of the transmitted frame to the source address field of the received frame. If the source addresses are different, it assumes that a collision has occurred resulting in data corruption in the source address field. The StarLAN CPS Recognition method looks for the specific collision presence signal defined by the



IEEE 802.3 1BASE5 standard. Other abnormal circumstances, such as no carrier for more than one-half slot time in the receive channel during transmission, are interpreted as collisions by the 82592.

In addition to these internal, logic-based collision detection methods, an external means of collision detection can be used in parallel by using the CDT input pin.

The clock generator in the serial subsystem is available only in High-Integration Mode and provides timing for the serial subsystem. The clock signal can also be routed to the parallel subsystem, if so desired. The oscillator circuit is designed for use with an external, parallel resonant, fundamental mode crystal. The crystal frequency should be selected at 8X, 10X, 16X, or 18X the required serial bit rate.

FIFO SUBSYSTEM

The FIFO subsystem is located between the parallel subsystem and the serial subsystem. It consists of a transmit FIFO, a receive FIFO, and FIFO control logic. The transmit and receive FIFOs are independent of each other and individually provide optimal interfaces between the two subsystems which may have different speeds. There is a total of 64 bytes that can be used for the two separate FIFOs. During configuration these 64 bytes can be divided into one of four possible combinations: 16 and 16 bytes, 16 and 48 bytes, 32 and 32 bytes, or 48 and 16 bytes for the transmit and receive FIFO respectively. The FIFO threshold is also programmed during configuration.

Programming Model—Register Overview

Figure 4 shows the 82592 internal registers that are directly accessible through the 8-bit I/O ports: Port 0 and Port 1.

Figure 5 shows the Port 0 commands, and Figure 6 shows the Port 1 commands. The two separate I/O ports can be accessed at two different addresses selected by CSO and CS1, or at one address selected by CSO. When the hardware does not support two chip select signals, port switch commands are used to access both ports alternately at one address. If the SWT-TO-PORT-1 command is executed

while in Port 0, the port logically becomes Port 1. Software overhead associated with port switching is eliminated if two chip select signals are supplied in hardware.

The 82592 can be configured to have 4 or 6 bytes of status registers in Port 0 (see Figures 4 and 7). When configured to 4 bytes of status registers the first three status registers (STATUS 0 through 2) contain the information about the last command executed or the last frame received. The last status register, STATUS 3, contains the state of the 82592. When the 82592 is configured to 6 bytes of status registers, the two additional bytes are used to report a more complete status of the most recently received frame.

The status of the timer and event counters is available in the Port 1 status registers as shown in Figure 8.

82592 and Host Interaction

The CPU interacts with the 82592 through the system's memory and the 82592's on-chip registers. The CPU creates a data structure in memory, programs the external DMA controller with the start address and byte count of the memory block, and issues a command to the 82592.

The chip select and interrupt lines are used to communicate between the 82592 and the CPU as shown in Figure 9. The interrupt signal is used by the 82592 to attract the CPU's attention. The chip select signal is used by the CPU to attract the 82592's attention. Note that the 82592 does not have any address lines.

There are two kinds of transfers over the bus: command/status and data transfers. The 8-bit command/status transfers are always performed by the CPU. The 8- or 16-bit data transfers are requested by the 82592, and are usually performed by a DMA controller. Table 2 shows the command/status and data-transfer control signals. The CPU writes commands to the 82592 using the CSO (or CS1) and WR signals, and reads status using the CSO (or CS1) and RD signals. When data transfers are performed, DACKO or DACK1 must be asserted by the DMA controller instead of the Chip Select.




Figure 4. Programming Model—Directly Accessible Registers (Accessible Through 8-Bit I/O Port[s])






Figure 5. Port 0 Commands





Figure 6. Port 1 Commands





4

5

6

7

8

9

10

12

13

15

Transmit-Done

TDR-DONC

Dump-Done

End-of-Frame

Diagnose-Passed

Request-Next-Buffer

Reception-Aborted

Execution-Aborted

Retransmit-Done

Diagnose-Failed

*Available only after Hardware or Software RESET.

Figure 7. Port 0 Status Registers






Figure 8. Port 1 Status Registers




Figure 9. 82592/Host CPU Interaction

Table 2. Data Bus Control Signals and Functions

Pin I	Name		he block, length of the block ormation and then issues a			
CS0 CS1*	RD	WR	of gravier Function 9338 ed to early own fait en before			
eng drik gri	X	X	No Transfer to/from Command/Status			
ena O anti-	rto1 m	eri 1 ai	Fransmit Data Block and loa			
0	0	0	Illegal			
eng Other	0	nin 1 en	Read from Status Register			
0	10,00	0	Write to Command Register			
DACKO DACK1*	RD	WR	he 82592 by the IA Setup or settle information field is tran			
terte the	X	X	No DMA Transfer			
0 189	1	idths	he transmission is aborted			
0	0	0	Illegal			
quino mino	0	im 1 ms	Data Read from DMA Channel 0 (or 1)			
0	1	0	Data Write to DMA Channel 0 (or 1)			

*Only one of CS0, CS1, DACK0, or DACK1 may be active at any time.



To initiate an operation such as Transmit or Configure (see Figure 5), the command from the CPU must first be written to the 82592. Any parameters or data associated with the command are transferred from memory to the 82592 using DMA. Upon completion of the operation, the 82592 updates the appropriate status registers and sends an interrupt to the CPU.

Frame Transmission

To transmit a frame, the CPU prepares a Transmit Data Block in memory as shown in Figure 10. Its first two bytes specify the length of the rest of the block. The next few bytes (up to six) contain the destination address of the station the frame is being sent to. The rest of the block is the data field. The CPU programs the DMA controller with the start address of the block, length of the block, and other control information and then issues a Transmit command to the 82592. Upon receiving this command, the 82592 fetches the first two bytes of the block to determine its length. If the link is free and the first data byte was fetched, the 82592 begins transmitting the preamble and concurrently fetches more bytes from the Transmit Data Block and loads them into the transmit FIFO to keep them ready for transmission.

The destination address is transmitted after the preamble. This is followed by the source or the station individual address, which was previously stored in the 82592 by the IA-Setup command. After this, the entire information field is transmitted, followed by a CRC field calculated by the 82592. If a collision is encountered during transmission of the frame, then the transmission is aborted after a jam pattern is sent. If the collision is detected during preamble transmission, the 82592 transmits the jam pattern after the entire preamble is transmitted. An interrupt is then generated to inform the CPU of the unsuccessful transmission due to a collision. The CPU

reinitializes the DMA controller and issues a Retransmit command to the 82592. Retransmission is done by the CPU exactly as the Transmit command is done, except the Retransmit command keeps track of the number of collisions encountered. When the 82592 gets the Retransmit command and the backoff timer is expired, it transmits the frame again. Retransmission is repeated until the attempt is successful, or until the preprogrammed retry number expires.

If the 82592 is programmed to generate the EOP signal to the 8237 or 82380 DMA controller, or if it is used with a DMA controller which implements the Tightly Coupled Interface, the CPU's involvement in retransmission is greatly reduced.

Frame Reception

The 82592 can receive frames when its receiver has been enabled. The 82592 checks for an address match for an Individual address, a Multicast address, or a Broadcast address. In the Promiscuous mode the 82592 receives all frames. When the address match is successful, the 82592 transfers the frame to memory using the DMA controller. Before enabling the receiver, it is the CPU's responsibility to make a memory buffer area available to the receiver and to properly program the starting address of the DMA controller. The received frame is transferred to the memory buffer in the format shown in Figure 11. This method of reception is called Single Buffer reception; the entire frame is contained in one continuous buffer. Upon completion of reception, the status of the reception is appended at the end of the received frame in the memory buffer, and the total number of bytes transferred to the memory buffer is loaded into the internal status registers 1 and 2. An interrupt is then generated to inform the CPU of the frame reception.




Figure 10. The 82592 Frame Structure and Location of Data Element in System Memory






Figure 11. Single Buffer Reception

If the frame size is unknown, memory usage can be optimized by using Multiple Buffer reception. In this mode of operation, the 82592 can dynamically allocate memory space as it receives frames. This method requires both DMA channels to receive the frame alternately. As frame reception begins, the 82592 interrupts the CPU and automatically requests assignment of the next available buffer. The CPU does this and loads the second DMA channel with the next buffer's information so the 82592 can immediately switch to the other channel when the current buffer is full. When the 82592 switches from the first to the second buffer it again interrupts the CPU and requests another buffer to be allocated on the previous channel. This process continues until the entire frame is received. The received frame is spread over multiple memory buffers. The link between the buffers is easily maintained by the CPU, using a buffer chain descriptor structure in memory as shown in Figure 12. This dynamic allocation of memory buffers results in efficient use of available storage when handling frames of widely differing

If the 82592 is programmed to generate the EOP signal to the 8237 or 82380 DMA controller, or if it is used with a DMA controller which implements the Tightly Coupled Interface, buffer reclamation and

more advanced data structures for the buffer area can significantly improve system performance.

EOP Signal to the DMA Controller

The 82592 can be programmed to assert the EOP signal to the 8237 or 82380 DMA controller when one or more of the following occurs:

- · A collision during transmission
- An error (CRC or alignment) during reception
- A good frame reception

If the 8237 or 82380 is programmed for Auto-initialize mode and if the 82592 is programmed to assert the EOP signal on a collision during transmission, the retransmission following a collision is done automatically by the 8237 and the 82592. The 8237 will reinitialize itself automatically and the 82592 will retransmit the same frame from the same memory area without CPU intervention. When the 82592 is programmed for this mode it does not interrupt the CPU upon a collision, and the CPU does not need to issue a Retransmit command to the 82592. The CPU is interrupted only after a successful transmission or retransmission, or after a transmission failure, such as DMA underrun.






Figure 12. Multiple Buffer Reception

If the 82592 is programmed to assert the EOP signal when an error occurs during reception, the 8237 or the 82380 in Auto-initialize mode will be able to reclaim the memory area which would otherwise be wasted for the errored frame reception. If the 82592 is programmed to assert EOP at the end of a good frame reception, automatic buffer switching can be accomplished by alternating the DMA channels with the 8237 or the 82380. When the 82380 is used, the buffer switching can be done with only one DMA channel.

The EOP signal must be derived from the DACK1/CS1/EOP pin using external logic (see Figure 13).

82592/82560 Tightly Coupled Interface

The 82592 has a mode of operation called "Tightly Coupled Interface." In this mode the 82592 provides a tightly coupled interface to a DMA controller in order to execute some of the time-critical processes of the CSMA/CD protocol without any CPU intervention. By using the 82592's companion chip, the 82560, or by implementing the Tightly Coupled Interface in a DMA controller, operations such as automatic retransmission, continuous back-to-back frame reception, and transmit and/or receive buffer chaining can be accomplished.

The 82592 provides the status of the current active transmission or reception to the DMA controller by using the DRQ and $\overline{\text{EOP}}$ signals at the end of every

DMA cycle. The status is encoded according to Table 3. As long as the 82592 generates DRQ High and EOP Floating at the rising edge of RD or WR. the DMA controller repeats DMA transfers. If the transmission is completed without collisions or if the reception is good (no collision, no CRC, or no Alignment error), then DRQ and EOP both become Low at the end of a DMA transfer which follows the last DMA data transfer. If the transmission encountered a collision or if the reception had an error, DRQ becomes High and EOP becomes Low. The DMA controller must decode these signals appropriately and must reinitialize the DMA channel so it can retransmit the same frame or reclaim the otherwise wasted buffer. It is the DMA controller's responsibility to reprogram itself for the next appropriate operation.

The 82560 fully implements the Tightly Coupled Interface and provides very high-performance DMA services for the 82592 with minimal CPU involvement.

Network Management and Diagnostics

The 82592 provides a large set of diagnostic and network management functions including: internal and external loopback, monitor mode, optional capture of all frames regardless of destination address (Promiscuous mode), and time domain reflectometry for locating fault points in the network cable. The 82592 Dump command ensures software reliability by dumping the contents of the 82592 internal registers into the system memory.






Figure 13. Demultiplexing DACK/CS1/EOP Pin

Table 3. Transmit/Receive Status Encoding on DREQ and EOP

DREQ	EOP	Status Information			
0	Hi-Z	Idle			
1	Hi-Z	DMA Transfer			
0 0		Transmission or Reception Terminated OK			
1	0	Transmission or Reception Aborted			

Other Enhancements

Compared to the previous generation LAN controllers such as the 82588, the 82592 has many functional and performance enhancements. This section lists some of these enhancements which are not covered in other sections.

- Multi-IA—The 82592 implements multiple-individual address (Multi-IA) screening. It can receive more than one IA frame in this mode.
- Power Down Modes—Two power down modes, Local Power Down and Remote Power Down, are available. When the 82592 is in Remote Power Down mode, it can be powered up remotely by sending a special frame to it.
- Automatic Padding and IEEE 802.3 Length Field—If a frame to be transmitted is shorter than

the configured Slot Time, the 82592 automatically appends pad bytes up to the shortest frame greater than the Slot Time. If the data field of a received frame is longer than the byte count indicated in the Length field, the extra bytes are stripped automatically according to the Length field. Erroneous conditions are detected and reported by the 82592. An example of such conditions is reception of a frame which is shorter than the byte count indicated in the Length field.

- Automatic Retransmission on Collision During Preamble—The 82592 can be programmed to retransmit automatically if it detects a collision during transmission of the preamble.
- On-Chip Jabber Function—The 82592 can be programmed to provide an on-chip jabber function.
- CRC Transfer to Memory—The 82592 can be programmed to transfer the CRC field of a received frame into memory.
- Loopback Signal to the 82C501—The 82592 can be programmed to provide an active High loopback signal to the 82C501 (see Figure 14).
- 8. StarLAN—The 82592 can be configured to recognize the IEEE 802.3 1BASE5 Collision Presence Signal (CPS). In this mode it also delays deactivation of the RTS signal at the end of a frame transmission in order to insert an end-of-frame marker according to the standard.

The 82592 can be used in a variety of applications. When it is used in High-Integration Mode, it implements most of the Data Link and Physical Layer functions required by the IEEE 802.3 1BASE5 (StarLAN) and the IBM PC Network—Baseband and Broadband. When it is used in High-Speed Mode, it can work with the 82C501 and the 82502 for IEEE 802.3 10BASE5 (Ethernet) and 10BASE2 (Cheapernet) implementations.

If the desired network requires determinism, the 82592's Deterministic Collision Resolution (DCR) method can be used.

Figure 15 shows a block diagram of an 82592/82560 Ethernet/Cheapernet adapter board. The 82560 provides the Tightly Coupled DMA Inter-

the static RAM. The 82592 is interfaced to the 82C501 to provide the Ethernet channel and then to the 82502 to provide the Cheapernet channel. Due to the CMOS process used for these chips, such a board uses much less power than a board based on NMOS or bipolar chips.




Figure 14. Loopback Output to the 82C501

ELECTRICAL SPECIFICATIONS

AC/DC Specifications not available at publication time. Please consult the latest revision of this data sheet.

2-84	

Other Enhancements
Compared to the previous generation LAN controlters such as the 62588, the 82592 has many functional and performance enhancements. This section
lists some of finase enhancements which are not
covered in other sections.

1. Multi-IA—The 62592 implements multiple-individual address (Multi-IA) screening. It can receive
more than one IA frame in this mode.

2. Power Down Modes—Two power down modes;
available: When the 82592 is in Remote Power.
Down mode, it can be powered up remotely by
sending a special frame to it.

3. Automatic Paciding and IEEE 802.3 Length




Figure 15. 82592/82560 Ethernet/Cheapernet Adapter



82588

High Integration LAN Controller


- Integrates ISO Layers 1 and 2
 - CSMA/CD Medium Access Control (MAC)
 - On-Chip Manchester, NRZI Encoding/Decoding
 - On-Chip Logic Based Collision
 Detect and Carrier Sense
- Supports Mid-Range Industry Standard LANs
 - StarLAN (IEEE 802.3 1BASE5)
 - IBM/PC Network-Baseband and Broadband
- High Level Command Interface Offloads the CPU
- Efficient Memory Use Via Multiple Buffer Reception

- User Configurable
 - Up to 2 Mb/s Bit Rates with On-chip Encoder/Decoder (High Integration Mode)
 - Up to 5 Mb/s with External Encoder/ Decoder (High Speed Mode)
- No TTL Glue Required with iAPX 186 and 188 Microprocessors
- Network Management and Diagnostics
 Short or Open Circuit Localization
 - Station Diagnostics (External Loopback)
 - Self Test Diagnostics Internal Loopback User Readable Registers

The 82588 is a highly integrated CSMA/CD controller designed for cost sensitive, mid-range Local Area Network (LAN) applications, such as personal computer networks.

At data rates of up to 2 Mb/s, the 82588 provides a highly integrated interface and performs: CSMA/CD Data Link Control, Manchester, Differential Manchester or NRZI encoding/decoding, clock recovery; Carrier Sense, and Collision Detection. This mode is called "High Integration Mode." In the 82588 "High Speed Mode", the user can transfer data at a rate of up to 5 Mb/s. In this mode the physical link functions are done external to the 82588.

The 82588 is available in a 28 pin DIP and 44 lead PLCC package and fabricated in Intel's reliable HMOS II 5 volt technology.






Table 1. Pin Description

	Pin No.		arr = 34	Name and Function			
Symbol	DIP	PLCC	Туре	Name and Function			
D7 D6 D5	6 7 8	10 11 12	on Ovide	DATA BUS: The Data Bus lines are bi-directional three state lines connected to the system's Data Bus for the transfer of data, commands, status and parameters.			
D4 D3 D2 D1	9 10 11 12	13 14 18 19	ta crystal u ne serial ur driven by	connect a quel generator for ti X1 may also be frequency is 8			
DO Isana	13 a	20	soft fiel ec	data, X2 must			
RD	5	9	I .	READ: Together with \overline{CS} , $\overline{DACK0}$ or $\overline{DACK1}$, Read control data or status transfers out of the 82588 registers.			
WR ent noqu gni		4 pro Isrigia igol tanea		WRITE: Together with CS, DACKO or DACK1, Write controls data or command transfers into the 82588 registers.			
	the trans	on Ee Hill e encounc TxC LOW	Manchosta	CHIP SELECT: When this signal is LOW, the 82588 is selected by the CPU for transfer of command or status. The direction of data flow is determined by the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ inputs.			
CLK	4	818b 5	erial logic	CLOCK: System clock. TTL compatible signal.			
RESET	benfiéb	40). The stan IW transitis mode of the	RESET: A HIGH signal on this pin will cause the 82588 to terminate current activity. This signal is internally synchronized and must be held HIGH for at least four Cloc cycles.			
and no vivis	26	41	ont Obold	INTERRUPT: Active HIGH signal indicates to the CPU that the 82588 is requesting an interrupt.			
DRQ0		26 at niq airli to timenax	A STATE OF THE PARTY OF THE PAR	DMA REQUEST (CHANNEL 0): This pin is used by the 82588 to request a DMA transfer. DRQ0 remains HIGH as long as 82588 requires data transfers. Burst transfers are done by having the signal active for multiple transfers.			
DRQ1	1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	27 Je O noialle		DMA REQUEST (CHANNEL 1): This pin is used by the 82588 to request a DMA transfer. DRQ1 remains HIGH as long as 82588 requires data transfers. Burst transfers are done by having the signal active or multiple transfers.			
DACKO	ditimens O.Fei in	in enert ne of ion neets ole sidt he of tant eo	TA: This of the second series of the series	DMA ACKNOWLEDGE (CHANNEL 0): When LOW, this input signal from the DMA Controller notifies the 82588 the requested DMA cycle is in progress. This signal acts like chip select for data and parameter transfer using DI			
DACK1	27	42 shi seldan langta anti	ND: CTS	channel 0. DMA ACKNOWLEDGE (CHANNEL 1): When LOW, the input signal from the DMA controller notifies the 82588 the requested DMA cycle is in progress. This signal act like chip select for data and parameter transfer using D channel 1.			



Table 1. Pin Description (Continued)

Symbol	Pi	n No.	Туре	Name and Function
Symbol	DIP	PLCC	Type	Symbol notron amanya
serti tar	N-direction	ius lines are I	plaQ or	High Integration Mode
X1/X2	15/16	24/25	nectod tr	OSCILLATOR INPUTS: These inputs may be used to connect a quartz crystal that controls the internal clock generator for the serial unit. X1 may also be driven by a MOS level clock whose frequency is 8 or 16 times the bit rate of Transmit/Receive data. X2 must be left floating if X1 has an external MOS
	TENTAL	S, DACKU or	T dtiv-rei	clock.
		out of the 82		High Speed Mode
Write		CS. DACKE o		WRITE: Toge
	o beismend	nd tr 42 sters vis signal is 1. transfer of c	: When to	information to the internal serial logic, depending upon the mode of data transfer. For NRZ encoding, data is transferred to the TxD pin on the HIGH to LOW clock transition. For Manchester encoding the transmitted bit center is aligned with the TxC LOW to HIGH transition.
RxC of 88858 e	it eause th	25 TTL compati on this pin will y. This signal		RECEIVE CLOCK: This signal provides timing information to the internal serial logic. NRZ data should be provided for reception (RxD). The state of the RxD pin is sampled on the HIGH to LOW transition of RxC.
	sel ta rot i	be held HIGH	taum bns	The operating mode of the 82588 is defined when configuring the chip.
TCLK/CRS	24	36	Active Hi questing 17 (CHA)	In High Speed Mode, this pin is Carrier Sense, input CRS, and is used to notify the 82588 that there is activity on the serial link.
		A transfer. DE detà transfers	0	In High Integration Mode, this pin is Transmit Clock, TCLK, and is used to output the transmit clock.
CDT ent yd b as HJIGH as ere aretan		35 HG rateral A rolana ransfor	T (CHA) Table to DM requires	collision DETECT: This input notifies the 82588 that a collision has occurred. It is sensed only if the 82588 is configured for external Collision Detect (external circuitry is then required for detecting the collision).
RxD	19	31	ibis Sax i	RECEIVE DATA: This pin receives serial data.
TxD	20	32	0	TRANSMIT DATA: This pin transmits data to the Serial Link. This signal is HIGH when not transmitting.
RTS		33 bas	0	REQUEST TO SEND: When this signal is LOW, the 82588 notifies an external interface that it has data to transmit. It is forced HIGH after a reset and when transmission is
Sirit, WO.	f): When	(CHANNEL	TEXTELLY	stopped.
CTS	22	34	DMA cyc	CLEAR TO SEND: CTS enables the 82588 to start transmitting data. Raising this signal to HIGH stops the
140-				transmission.
VCC	28	1, 43, 44		POWER: +5V Supply
VSS	14	21, 22, 23		Ground



Symbol	Pin No.		Туре	Name and Function				
Symbol	DIP	PLCC	Type	bas lameta conbulori anotorut see ascassi si				
NC		6 7	0	NO CONNECT: These pins are reserved for future use.				
	SUB WE	8 15 16 17 28	1)	deress (Promiscuous Mode), capture of collided cames, (if address matches), and time domain re- ectometry for locating fault points in the network able. The 82586 register Dump command-ensures aliable software by dumping the content of the				
asesa 77	OXOA FNOA	29 30 37	ES.LIONTWO	2569 registers into the system memory. The next section will describe the 82588 system bus				
NE DRIVERS.		38 39		terlace, the 92588 hetwork interface, and the 2588 internal architecture.				

FUNCTIONAL DESCRIPTION

High Integration Mode

The 82588 LAN Controller is a highly integrated CSMA/CD controller for cost sensitive LAN applications such as personal computer networks. Included on chip is a programmable CSMA/CD controller, an NRZI and Manchester encoder/decoder with clock recovery, and two collision detection mechanisms. With the addition of simple transceiver line drivers or RF Modem, the 82588 performs all the major functions of the ISO Physical and Data Link Layers.

CSMA/CD Controller

The 82588 on-chip CSMA/CD controller is programmable, which allows it to operate in a variety of LAN environments, including industry standards such as StarLAN (IEEE 802.3 1BASE5) and the 2 Mb/s IBM PC Network (both baseband and broadband transmission). Programmable parameters include:

- Framing (End of Carrier of SDLC)
- Address field length
- Station priority a comment 68858 and most
- Interframe spacing
 - Slot time
 - CRC-32 OR CRC-16

Encoder/Decoder

The on-chip NRZI and Manchester encoder/decoder supports data rates up to 2 Mb/s. Manchester encoding is typically used in baseband applications and NRZI is used in broadband applications.

Collision Detection

One of the 82588's unique features is its on-chip logic based collision detection. To ensure a high probability of collision detection two mechanisms are provided. The Code Violation method defines a collision when a transition edge occurs outside the area of normal transitions as specified by either the Manchester or NRZI encoding methods. Bit Comparison method compares the signature of the transmitted frame to the received frame signature (re-calculated by the 82588 while listening to itself). If the signatures are identical the frame is assumed to have been transmitted without a collision.

System Interface

In addition to providing the functions necessary for interfacing to the LAN, the 82588 has a friendly system interface that eases the design effort. First, the 82588 has a high level command interface; that is the CPU sends the 82588 commands such as Transmit or Configure. This means the designer does not have to write low level software to perform these tasks, and it offloads the CPU in the application. Second, the 82588 supports an efficient memory structure called Multiple Buffer Reception in which buffers are chained together while receiving frames. This is an important feature in applications with limited memory, such as personal computers. Third, the 82588 has two independent sixteen byte FIFO's, one for reception and one for transmission. The FI-FO's allow the 82588 to tolerate bus latency. Finally the 82588 provides an eight byte data path that supports up to 4 Mbytes/second using external DMA.



Network Management & Diagnostics

The 82588 provides a rich set of diagnostic and network management functions including: internal and external loopback, channel activity indicators, optional capture of all frames regardless of destination address (Promiscuous Mode), capture of collided frames, (if address matches), and time domain reflectometry for locating fault points in the network cable. The 82588 register Dump command ensures reliable software by dumping the content of the 82588 registers into the system memory.

The next section will describe the 82588 system bus interface, the 82588 network interface, and the 82588 internal architecture.

82588/Host CPU Interaction

The CPU communicates with the 82588 through the system's memory and 82588's on-chip registers. The CPU creates a data structure in the memory, programs the external DMA controller with the start address and byte count of the block, and issues the command to the 82588.

The 82588 is optimized for operating with the iAPX 186/188, but due to the small number of hardware signals between the 82588 and the CPU, the 82588 can operate easily with other processors. The data bus is 8 bits wide and there is no address bus.

Chip Select and Interrupt lines are used to communicate between the 82588 and the host as shown in the Figure 3. Interrupt is used by the 82588 to draw the CPU's attention. The Chip Select is used by the CPU to draw the 82588's attention.

There are two kinds of transfer over the bus: Command/Status and data transfers. Command/Status transfers are always performed by the CPU. Data transfers are requested by the 82588, and are typically performed by a DMA controller. The table given in Figure 4 shows the Command/Status and data transfer control signals.

The CPU writes to 82588 using $\overline{\text{CS}}$ and $\overline{\text{WR}}$ signals. The CPU reads the 82588 status register using $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.




Figure 3. 82588/HOST CPU Interaction

To initiate an operation like Transmit or Configure (see Figure 5), a Write command from CPU to 82588 is issued by the CPU. A Read operation from CPU gives the status of the 82588. Although there are four status registers they're read using the same port in a round robin fashion (Figure 6).

Any parameters or data associated with a command are transferred between the memory and 82588 using DMA. The 82588 has two data channels, each having Request and Acknowledge lines. Typically one channel is used to receive data and other to transmit data and perform all the other initialization and maintenance operations like Configure, Address Set-Up, Diagnose, etc. The channels are identical and can be used interchangeably.


When the 82588 requires access to the memory for parameter or data transfer it activates the DMA request lines and uses the DMA controller to achieve the data transfer. Upon the completion of an operation, the 82588 interrupts the CPU. The CPU then reads results of the operation (the status of the 82588).



	Pin Name	B YOR Fun	ction garden		
CS*	RD	WR			
1	VLTTX	No transfer to/from Command/Status			
0	1	1			
0	ULT 20	O RES	Illegal	Status 2	
0	0	Read from status register			
O NO OFFILE CHARLE			Write to Command register		
DACKO[DACK1]	* RD	WR			
1	X	×	No DMA transfer		
0	עב ופול אדעופים	JAV 1	EVENTS		
0 0		0	Illegal MOG-9UT3	IA-S	
0	0 \$	-1	Data Read from D	MA channel 0 [or 1]	
0	1 8	0	Data Write to DMA channel 0 [or 1]		

^{*} Only one of CS, DACKO and DACK1 may be active at any time.

Figure 4. Databus Control Signals and Their Functions



COMMAND REGISTER

	OCIVIIIA	D HEGISTER		
COMMANDS	VALUE -	COMMANDS	DAICY	ALUE
NOP -	O sauleV tony 3 bne soul	ABORT	_	13
IA-SETUP —	1	RECEIVER-ENABLE	_	8
CONFIGURE -	system bus latency as 12 ll as	ASSIGN NEXT BUF	n a 17	a 9mittinge
MC-SETUP —	3 I biwhited mester to ega	RECEIVE-DISABLE	_	10
TRANSMIT	The destination address & ser			11 10013 8
TDR notites entire expenses	ble. This is followed by 11 & sou	RESETed! to fast ed! to d	ite n el s	bytes specifich
DUMP —	vidual address, which is atored using the IA-SETUP command	FIX PTR 00 land selve 8	of qU)	15 (CHNL = 1)
DIAGNOSE -	intormation field is transThitte	RLS PTR	ent et	15 (CHNL=0)
	Site 8 218.			

free a matter mate being be Figure 5. Command Format and Operation Values

	7	6	5	4	3	2	1	0
Status 0	INT	RCV	EXEC	CHNL		MEVE TEVE	NT	
Status 1) moil\of t	No transfe		RES	ULT 1			
Status 2		legalif		RES	ULT 2 ₀		0	
Status 3	RCV CHNL	RCV	STATE	BUFF NO. C	CHNG OF BUF	EXEC CHNL	EXEC	STATE
		No DMA ir		Х	×			
	EVEN	ITS		VAL	UE (STAT	US 0)		
1A	A-SETUP-D	ONE		0	1 0			
(file) GleanadiC	ONFIGUR	E-DONE		1-	2 0			
Annei D (or 1)	IC-SETUP-	DONE		0-	3			
Т	RANSMIT-	DONE		ny tana—	4			
Т	DR-DONE			Control S				
D	UMP-DON				6			
D	IAGNOSE-	PASSED		-3	7			
E	ND OF FR	AME		-	8			
R	EQUEST	NEXT BUFF	ER JUH	о — яти	9			
R	ECEPTION	ABORTE	0		10			
R	ETRANSM	IIT-DONE		_	12			
E	XECUTION	N-ABORTE	DECISIO	COMMAN	13			
AUTHAND	IAGNOSE.	FAILED			15			

Figure 6. Status Registers and Event Values


Transmitting a Frame

To transmit a frame, the CPU prepares a Transmit Data Block in memory as shown in Figure 7. Its first two bytes specify the length of the rest of the block. The next few bytes (Up to 6 bytes long) contain the destination address of the node it is being sent to. The rest of the block is the data field. The CPU programs the DMA controller with the start address of the block, length of the block and other control information and then issues the Transmit command to the 82588.

Upon receiving the command, the 82588 fetches the first two bytes of the block to determine the length of the block. If the link is free, and the first data byte was fetched, the 82588 begins transmitting the preamble and concurrently fetches the bytes from the Transmit Data Block and loads them into a 16 byte FIFO to keep them ready for transmitting. The FIFO is a buffer between the serial and parallel part of the 82588. The on-chip FIFOs help the 82588 to tolerate

system bus latency as well as provide efficient usage of system bandwidth.

The destination address is sent out after the preamble. This is followed by the source or the station individual address, which is stored earlier on the 82588 using the IA-SETUP command. After that, the entire information field is transmitted followed by a CRC field calculated by the 82588. If during the transmission of the frame, a collision is encountered, then the transmission is aborted and a jam pattern is sent out after completion of the preamble. The 82588 generates an Interrupt indicating the experience of a collision and the frame has to be re-transmitted. Retransmission is done by the CPU exactly as the Transmit command except the Re-Transmit command keeps track of the number of collisions encountered. When the 82588 gets the Retransmit command and the exponential back-off time is expired, the 82588 transmits the frame again. The transmitted frame can be coded to either Manchester, Differential Manchester or NRZI methods.



Collision Detection

The 82588 eliminates the need for external collision detection logic, in most applications, while easing or eliminating the need for complex transceivers. Two algorithms are used for collision detection: Bit Comparison and Code Violation. The Bit Comparison Method is useful in Broadband networks where there are separate transmit and receive channels. Bit Comparison compares the "signature" of the transmitted data and received data at the end of the

collision window in any network configuration. This algorithm calculates the CRC after a programmable number of transmitted bits, holds this CRC in a register, and compares it with received data's CRC. A CRC or "signature" difference indicates a collision. The code violation is detected if the encoding of the received data has any bit that does not fit the encoding rules. The code violation method is useful in short bus topology and serial backplane applications where bit attenuation over the bus is negligible.




Figure 7. The 82588 Frame Structure and location of Data element in System Memory




Figure 8. Single Buffer Reception

The 82588 can receive a frame when its receiver has been enabled. The received frame is decoded by either on-chip Manchester, Differential Manchester or NRZI decoders in High Integration Mode and NRZI in High Speed Mode. The 82588 checks for an address match for an individual address, a Mulitcast address or a Broadcast address. In the Promiscuous mode the 82588 receives all frames. Only when the address match is successful does the 82588 transfer the frame to the memory using the DMA controller. Before enabling the receiver, the CPU makes a memory buffer area available to the Receive Unit and programs the starting address of the DMA controller. The received frame is transferred to the memory buffer in the format shown in Figure 8. This method of reception is called "Single Buffer" reception. The entire frame is contained in one continuous buffer. Upon completion of reception the total number of bytes written into the memory buffer is loaded into status registers 1 and 2 and the status of the reception itself is appended to the received frame. An interrupt to the CPU follows.

If the frame size is unknown, memory usage can be optimized by using "Multiple Buffer" reception.

This way the user does not have to allocate large memory space for short frames. Instead, the 82588 can dynamically allocate memory space as it receives frames. This method requires both DMA

and automatically requests assignment of the next sequential buffer. The CPU does this and loads the second DMA channel with the next buffer information so that the 82588 can immediately switch to the other channel as soon as the current buffer is full. When the 82588 switches from the first to the second buffer it again interrupts the CPU requesting it to allocate another buffer on the other (previous) channel in advance. This process continues until the entire frame is received. The received frame is spread over multiple memory buffers. The link between the buffers is easily maintained by the CPU using a buffer chain descriptor structure in memory (see Figure 9).

This dynamic (pre) allocation of memory buffers results in efficient use of available storage when handling frames of widely differing sizes. Since the buffers are pre-allocated one block in advance, the system is not time critical.

80188 Based System

Figure 10 shows a high performance, high-integration configuration of the 82588 with the 80188 in a typical iAPX188-based microcomputer. The 80188 controls the 82588, as well as providing DMA control services for data transfer, using its on-chip two channel DMA controller.




Figure 9. Multiple Buffer Reception

Link Interface

The Serial Interface Mode configuration parameter selects either a highly integrated Direct Link interface (High Integration Mode) or a highly flexible Transceiver Interface (High Speed Mode).

Application

In the High Integration Mode it is possible to connect the 82588 on a very short "Wired OR" link, on a longer twisted pair cable, or a broadband connection.

Twisted Pair Connection


The link consists of a twisted pair that interconnects the 82588. The transmit data pin is connected via

a driver and the receive data pin is connected via a buffer. The twisted pair must be properly terminated to prevent reflections.

In the minimum configuration, TxD and RxD are connected to the twisted pair and \overline{CTS} is grounded. The 82588 may control the driver with the \overline{RTS} pin. It is also possible to use external circuitry for performing collision detection, and feeding it to the 82588 through the \overline{CDT} pin.

Broadband Connection

The 82588 supports data communications over a broadband link in both its modes. Proper MODEM interface should be provided. Collision Detection by Bit Comparison, in High Interface Mode, can be applied to transmission over broadband links.








Figure 10. 80188 Based System



Absolute Maximum Ratings*

Ambient Temperature Under Bias0°C to +70°C Storage Temperature-65°C to +150°C Voltage on Any Pin With

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. Characteristics

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; T_C \text{ (DIP)} = 52^{\circ}C \text{ to } 108^{\circ}C, T_C \text{ (PLCC)} = 63^{\circ}C \text{ to } 116^{\circ}C; VCC = +5V \pm 10\%)$

TxC, RxC have MOS levels (See VMIL, VMIH). All other signals have TTL levels (See VIL, VIH, VOL, VOH).

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input Low Voltage (TTL)	-0.5	+0.8	AC VOXO	T12 CS or DR
VIH	Input High Voltage (TTL)	2.0	VCC + 0.5	Valle	अपन सर्थे हो र
VOL	Output Low Voltage (TTL)		0.45	righ Valva	IOL = 2.0 mA
VOH	Output High Voltage (TTL)	2.4	rigit	V FIW WHAT	$IOH = -400 \mu A$
VMIL	Input Low Voltage (MOS)	-0.5	0.6	V OKO or DA	Read Parameters T17 CS or D
VMIH	Input High Volatge (MOS)	3.9	VCC + 0.5	NVI OR	T18 NO Puls
ILI	Input Leakage Current		+10	μΑ	0 = VIN = VCC
ILO	Output Leakage Current		±10	μΑ	0.45 = VOUT = VCC
ICC	Power Supply Current		400 300	mA mA	$T_A = 0$ °C $T_A = +70$ °C


A.C. Characteristics

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; T_C \text{ (DIP)} = 52^{\circ}C \text{ to } 108^{\circ}C, T_C \text{ (PLCC)} = 63^{\circ}C \text{ to } 116^{\circ}C; VCC = +5V \pm 10\%)$

System Clock Parameters

Symbol	Parameter	Min	Max	Units	Test Conditions		
T1	CLK Cycle Period	125	Est Ba	ns	DENTI DENTI		
T2	CLK Low Time	53	1000	ns	*5 .2310		
Т3	CLK High Time	53		ns	*6		
T4	CLK Rise Time	- 10Y	15	ns	nothingoner expires of the		
T5	CLK Fall Time		15	ns	*2		

Absolute Maximum Ratings*




A.C. Characteristics (Continued)


Symbol	Parameter	os Min	1 00	Max	Units	Test (Conditions
Reset Param	neters and to notestago ten	function	D*C	oet + aron	80-11111111	SIVIETE	orage Tempe
T6	Reset Active to Clock Low			1.0V to	ns		Respect 85 (
T8 delien	Reset Pulse Width	AT	1		ns		
ed weTn th	Control Inactve After Reset			T1	ns		
Interrupt Tin	ning Parameters						
T10	CLK High to Interrupt Active	= (30.19	la.	85 0°801 of 01	ns es		C. Chatta
HOV JOV A	WR Idle to Interrupt	elangia is	rito i	85 A	ns (Sea VMI	wel SQM	*4 O, RxC have
Write Param	eters	rsM	nii	4	reference		Symbol
T12	CS or DACK0 or DACK1 Setup to WR Low	0	0.6		ns we	(JTT)	707
T13	WR Pulse Width	95	0	9	ns	H tugal	A HIV
T14 Am 0.5	CS or DACK0 or DACK1 Hold After WR High	0			ns epalloV wo.	fugtuO	VOL
T15	Data Setup to WR High	75	,		ns	(2)	Lucy
T16	Data Hold After WR High	0			ns	CITI	
Read Param	eters						
T17	CS or DACK0 or DACK1 Setup to RD Low	0	8		ns entaloV do	(MOS)	HIMV
T18	RD Pulse Width	95	;		ns	(NOS)	
T19	OC OF BITORO OF BITORY	0		in the	on one state	Inputil	(III
DOV = TUCK	Address Valid After RD High	210		the	Leakage Cur	Output	LO ILO
T20	RD Low to Data Valid	000		80	ns		*7
T21	Data Float After RD High			55	ns		*7
DMA Param	eters						U. Chara
T22	CLK Low to DRQ0 or DRQ1 Active			85	ns	Peramet	*4 XoolO male
еТ23 опо	WR or RD Low to DRQ0 or DRQ1 Inactive	Man.	61	60	Paraznier	12	*4dmy2
OTES:	an i	1000		8	emiT woJ >	ua TT	0.7
0.8V-2.0V 2.0V-0.8V	ecognition at next clock		*6-	-measured a			
—CL = 50 pF	coognition at next clock		/-	-0L - 20 pr			




A.C. TESTING INPUT/OUTPUT WAVEFORM




TTL Input/Output Voltage Levels for Timing Measurements





Clocks MOS Input Voltage Levels for Timing Measurements



Interrupt Timing (Going Active)









Serial Interface A.C. Timing Characteristics Machine Management of the High Integration Mode

TFC is the crystal or serial clock input at the X1 pin. When a serial clock is provided at the X1 pin, the maximum capacitive load allowed on the X2 pin is 15 pF.

TFC Frequency Range:

For Oscillator Frequency =	1 to 16 MHz (High)	MyTatwa I VINT 207
	×8 Sampling	16 Sampling
TCLK Frequency	0.125-2 MHz	62.5 kHz - 1 MHz
T29 = TCLK Cycle Time	8 × T24	0xT 0.16 × T24 T
T30 = TCLK High Time	T24 (Typically)	T24 (Typically)
T31 = TCLK Low time	7 × T24 (Typically)	15 × T24 (Typically)

	×8 Sampling	×16 Sampl	ing
TCLK Frequency T29 = TCLK Cycle Time T30 = TCLK High Time T31 = TCLK Low Time	0-0.125 MHz 8 × T24 T25 (Typically) 7 × T24 + T26 (Typically)	0-6.25 kHz 16 × T24 T25 (Typically) 15 × T24 + T26 (Typically)
*A non-symmetrical clock sho T24 = Serial Clock Period	uld be provided so that T25 is less	than 1000 ns.	PAT

High Speed Mode

- Applies for TxC, RxC
- f max = 5 MHz ± 100 ppm
- For Manchester, symmetry is required: T_{63} , $T_{64} = \frac{1}{2f} \pm 5\%$

High Integration Mode

gir integration mode						
Symbol	Parameter	Min	Max	Units	Tes	t Conditions
External (Fast) Clock Parameters		co	High to TOUR 60		TAY CIST	
T24	Fast Clock Cycle	62.5		nsole	amiT	*1
T25	TFC High Time	20	1000	ns	Trans	*1, *14
T26	TFC Low Time	20		ns	819	1977*4159 831
T27	TFC Rise Time	3.	5	ns ems	ineini	*1 847
T28	TFC Fall Time		5	ns	tect Par	Collisiq. De
Transmit C	ock Parameters	- 08		.ow to TCLK	1100	749
T29	Transmit Clock Cycle	500		ns	Collis	*3, *12
T30	TCLK High Time	*8	1070	ns	Setup	*3
T31	TCLK Low Time	*9 08		High to TOUK	1700	*3 081
T32	TCLK Rise Time		15	ns	WOL	*3
T33	TCLK Fall Time	20	15	ns	TOUR	*3



High Integration	Mode	(Continued)
-------------------------	------	-------------

Symbol	Parameter		Min	Max	Units	Test Conditions
Transmit D	ata Parameters (Manci	nester	Differential M	anchester)	erial clock li	FC is the crystal or s
T34	TxD Transition- Transition		4T24-10	and say say t	ns	agna 4 v *12 a 7 7
T35	TCLK Low to TxD Transition Half Bit Cell		(High) ×8 Sempling -2 Mitz	*10	= yonaupe	*2, *12
T36	TCLK Low to TxD Transition Full Bit Cell		"24 ; Typically) "24 (Typically)	11® × _T24 _T24	Time	000 7.10*2, *12 T 00H 7.10T = 08T 001 X.10T = 18T
T37	TxD Rise Time			15	ns	*2
T38	TxD Fall Time		, (we.	15	ns	*2
Transmit D	ata Parameters (NRZI)		Buildures g			
T39	TxD Transition- Transition		8T24-10	81.0=0 8 X T21 T26 /Tv	ns	*12 dolla #12
(T40 q/T)	TCLK Low to TxD Transition	lly)	+ T26 (Typics	ST *10	Timia .	woJ > 1*2, *12
T41	TxD Rise Time			15	ns	T24 Serial Clock
T42	TxD Fall Time			15	ns	0010 lane2*2 35T
RTS, CTS, I	Parameters				DEPTH WOLL	MOCIO ISTIBIO USI
T43	TCLK Low To RTS L	.ow		*10		*3, *12
T44	CTS Low to TCLK Lo	OW.	65		ns	ligh Speed Flode Applies for TsC, Px
T45	TCLK low to RTS High		$94 = \frac{1}{2i} \pm 5\%$	*10	nmetry is red	For 21*, 8*oster, sy
T46	TCLK Low to CTS Invalid. CTS Hold		20		ns abol	*4, *13 I negration I
Conditions	Time	100	bility 6		Daremotes	today2
T47	CTS High to TCLK Low. CTS Setup Time to Stop		65 a.sa	81	ck Peremet	External (Fast) Clo
X12 pt	Transmission		0.50		High Time	TOT LACT
IFS Parame	eters		90		emiTwo.I	
T48	Interframe Delay	-	*5		emil esiA	
Collision D	etect Parameter				Fall Time	remarks to the property of the property of
T49	CDT Low to TCLK		50			*13
3,*12	High. External Collision Detect		500	Sycle	namit Clock	nepT 9ST
6*	Setup Time	070	87		K High Time	
T50	CDT High to TCLK Low	31	50 0		A COLUMN TO A COLU	A. T. A. T.
T51 8*	TCLK High to CDT Inactive. CDT Hold Time	15	20		amir ns	*13



High Integration Mode (Continued)


Symbol	Parameter	Min	Max	Units	Test Conditions
Collision D	etect Parameters (Continued)				
T52	CDT Low to Jamming Start		*6	DACKS	95
T53	Jamming Period	*7		TAI	
Received [Data Parameters (Manchester)	7			
T54	RxD Transition- Transition	4T24		ns	*12
Received [Data Parameters (Manchester)	T20 e			
T55	RxD Rise Time	and Jacobson and	10	ns	od *1
T56	RxD Fall Time		10	ns	*1
Received [Data Parameters (NRZI)				
T57	RxD Transition- Transition	8T24		ns	*12
T58	RxD Rise Time		10	ns	*1
T59	RxD Fall Time		10	ns	*1

NOTES:

- *1-MOS levels.
- *2-1 TTL load + 50 pF.
- *3-1 TTL load + 100 pF.
- *4-Abnormal end to transmission: CTS expires before
- *5-Programmable value: T48 = NIFS × T29 (ns) NIFSthe IFS configuration value.
- If NIFS is less than 12, then it is enforced to 12.
- *6-Programmable value:
- T52 = NCDF \times T29 + (12 to 15) \times T29 (if collision occurs after preamble).


- *7—T53 = 32 × T29
- *8—Depends on T24 frequency range: High Range: T24 10

- Low Range: T25 10 *9—T31 = T29 T30 T32 T33
- *10-2T24 + 40 ns
- *11-6T24 + 40 ns
- *12-For ×16 sampling clock parameter minimum value should be multiplied by a factor of 2.
- *13—To guarantee recognition on the next clock.
 *14—62.5 ns minimum in Low Range.





Write Timing














DMA Request (Going Inactive)
















Transmit Timings—NRZI Data Encoding





Transmit Timings—Lost CTS




Receive Data Timings (Manchester)







Transmit Timings—Interframe Spacing



Transmit Timings—Collision Detect and Jamming

Symbol	Parameter	Min	Max	Units	Test Conditions
Transmit/R	eceive Clock Parameters	Sand Sand	The had	Jul Jul	उन्ह
T60	RxC TxC Cycle	200	*13	ns	
T61	TxC Rise Time	nazakitana pungak	10	ns	ms *1
T62	TxC Fall Time		10	ns	*1
T63	TxC High	80	1000	ns	*1, *3
T64	TxC Low	80	7 aylanaS	ns	*1, *3
Transmit Da	ata Parameters				医性性性 计图像
T65	TxD Rise Time		20	ns	*4
T66	TxD Fall Time		20	ns	*4
T67	TxC Low to TxD Valid		60	ns	*4, *6
T68	TxC Low to TxD Transition		60	ns	*2, *4
T69	TxC High to TxD Transition		60	ns	*2, *4
T70	TxD Transition— Transition	70	5 g		*2, *4 813
T71	TxC Low to TxD High (At the Transmission End)	A CONTRACTOR OF THE SECOND	60	ns	*4
RTS, CTS P	arameters				
T72	TxC, Low to RTS Low Time to Activate RTS		60	ns	*5
T73	CTS Low to TxC Low CTS Setup Time	65	nical? stonge	ns	
T74	TxC Low to RTS High		60	ns	*5
T75	TxC Low to CTS Invalid	20		ns	
T75A	CTS High to TxC Low CTS Set-up Time to Stop Transmission	65	000	ns	*7
Interframe S	Spacing Parameters	of the long	dest had been b	- 15 Br -	d had not had been spirit
T76	Inter Frame Delay	*9	activities of the con-	to be from	THE REST N. LOT
CRS, CDT, F	Parameters	manufacture of the same	force	many James	TONT - STR
T77	CDT Low to TxC High External Collision Detect Setup Time	45		ns	703
T78	TxC High to CDT Inactive CDT Hold Time	20	0 4 4 T	ns	*14
T79	CDT Low to Jamming Start		*10		
T80	Jamming Period	*11	-againT	Imenant	
T81	CRS Low to TxC High Carrier Sense Setup Time	45		ns	*14
T82	TxC High to CRS Inactive CRS Hold Time	20	A THE	ns	*14



High Speed Mode (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
CRS, CDT,	Parameters (Continued)	nnn	ЛЛЛ	/ \ 527	
T83	CRS High to Jaming (Internal Collision Detect)		*12	ens.	
T84	CRS High to RxC High. End of Receive Packet	80		ns 210	
T85	RxC High to CRS High. End of Receive Packet.	20	d=177	ns Too	
Receive Cl	ock Parameters	enous enough		-	
T86	RxC Rise Time	801	10	ns	*1
T87	RxC Fall Time	diseculario er el electrica	10	ns	*1
T88	RxC High Time	80	-2-0	ns	*1
T89	RxC Low Time	80	La Villa All	ns	*1
Received D	Data Parameters		la l	- Dartovienių	
T90	RxD Setup Time	45	anni	ns	*1
T91	RxD Hold Time	45	T72 TA	ns	*1
T92	RxD Rise Time	SYT	20	and ns	*1
T93	RxD Fall Time		20	ns	*1

NOTES:


- *1 MOS levels.
- *2 Manchester only.
- *3 Manchester. Needs 50% duty cycle.
- *4 1 TTL load + 50 pF. *5 1 TTL load + 100 pF.
- *6 NRZ only.
- *7 Abnormal end to transmissions: CTS expires before RTS.
- *8 Normal end to transmission.
- *9 Programmable value.
- $T76 = NIFS \times T60 (ns)$
- NIFS the IFS configuration value.
- If NIFS is less than 12, then NIFS is enforced to 12.
- *10 Programmable value:
- T79 = NCDF \times T60 + (12 to 15) \times T60 (ns) (if collision occurs after preamble).
- $*11 T80 = 32 \times T60$
- *12 Programmable value:
- NCSF \times TTRC + (12 to 15) \times TTRC T83 = NCSF \times T60 + (12 to 15) \times T60
- NCDF collision detect filter configuration value.
- *13 2000 ns if configured for Manchester encoding.
- *14 To guarantee recognition on the next clock.






Transmit Data Waveforms






Receive Data Waveforms (NRZ)



nertW Insurrous TAYTX\09 edit not Receive Data Waveforms, megillarin-non a monistrati of bonupa





82560 ARCHITECTURAL OVERVIEW HOST INTERFACE AND MEMORY MANAGER

- Host Interface to IBM PC/XT/AT Bus for 82590, 82592 and 82588 LAN Controllers. Allows the LAN Adapter's Local Memory to be Mapped to Host Memory or to Host I/O Address Space
- Tightly Coupled Interface to 82590 and 82592 LAN Controllers
 - Automatic Retransmission upon Collision
 - Automatic Buffer Reclamation Upon Receive Errors
- Transmit and Receive, Buffer
 Management Schemes Allow
 Continuous Back-to-Back Frame
 Reception and Transmit Chaining

- Integrated Peripheral Functions
 Optimized for Non-Intelligent, Buffered
 Adapter Architectures
 - Interrupt Control Logic
 - Programmable Wait State Generator
- Supports 8- or 16-Bit-Wide Static
 Memory, with Capability to Address up
 to 16K Bytes
- Advanced Programmable DMA Controller
- Multi-Port, Priority-Based Arbitration
- CHMOS III Technology for Increased Reliability and Reduced Power Consumption
- 68-Lead PLCC Package

The 82560 Host Interface and Memory Manager is a companion chip for Intel's Advanced 82590 and 82592 CSMA/CD LAN controllers, and for the 82588. The 82560 interfaces these controllers to the IBM PC/XT/AT bus, and provides on-chip DMA support for data transmission and reception. It integrates all the functions required to implement a non-intelligent, locally buffered LAN adapter for the PC/XT/AT environment. When used in the "Tightly Coupled Interface" with the 82590 or 82592, the 82560 performs retransmission and receive buffer reclamation without CPU intervention. The buffer management schemes implemented in the Tightly Coupled Interface allow transmit command chaining and continuous back-to-back frame reception. The 82560 can support 16K bytes of static buffer memory. The buffer memory can be mapped into either the host memory address space or the host I/O space—accessed sequentially through a single I/O port. The 82560 also includes a multi-port arbiter which arbitrates requests for access to devices residing on the adapter's local bus. When combined with the 82590 or 82592, the 82560 provides a low-cost, high-performance solution for LAN adapters in industry standard CSMA/CD networks.




Figure 1. Non-Intelligent, Buffered Adapter Architecture

October 1987 Order Number: 290148-001



FUNCTIONAL OVERVIEW

The 82560 is a multi-port memory controller using interrupt logic and DMA to implement a non-intelligent, buffered LAN adapter for the IBM PC/XT/AT bus. This type of adapter uses on-board memory as a buffer to store frames during transmission and reception. It also uses on-board DMA to transfer data between its local memory and the LAN controller. A block diagram of the buffered, non-intelligent LAN adapter is shown in Figure 1. The architecture is termed non-intelligent because it does not use an on-board CPU to process the transmit or receive frames. The host CPU processes the frames and programs the DMA and LAN controllers. The host interface logic, arbitration logic, and the bus transceivers connect the host bus to the adapter's local bus. They also control all host accesses to the local bus. The local memory is shared by the host and the LAN controller. It stores information that the host wishes to transfer to the LAN controller, and information received by the LAN controller which should be read by the host. The memory can be shared in two ways-mapping into the host memory space, or mapping into the host I/O space. The DMA controller transfers data between the local buffer memory and the LAN controller. The host CPU may use either string move instructions or a system DMA channel to move data into the buffer memory. The host also accesses the LAN controller registers, the DMA controller registers, the boot ROM, and the address ROM through the local bus.

The 82560 integrates the host interface, arbitration logic and DMA into one component. It replaces 20-30 MSI and SSI components (see Figure 2). It

also provides a Tightly Coupled Interface to the 82590 and 82592 LAN controllers, and a sophisticated buffer management scheme, which allows the 82590/82560 combination to handle time-critical processes such as retransmission, buffer reclamation, and continuous back-to-back frame reception without host CPU intervention. This improves the overall data throughput in the network; and, consequently, system performance. The following discussion describes the 82560 interface to the PC/XT/AT bus, its support of locally buffered memory, and the operation of DMA and the Tightly Coupled Interface (including the buffer management schemes they support).

HOST INTERFACE

The host interface port connects the 82560 to the PC-bus through external decode logic and bus transceivers. The external decode logic generates the HFO and HF1 signals indicating the kind of access the host desires. When the request is detected by the 82560 it deasserts the HRDY signal, thereby suspending the host cycle. HRDY is reactivated when the local device being accessed by the host is ready to accept (Write cycle) or output (Read cycle) data. The request undergoes arbitration, and, if granted, the 82560 activates the XCV0 and XCV1 signals. The XCV signals control the transceiver(s) which interfaces the host data bus to the local data bus. By using one or both transceiver control signals the 82560 can support an 8- or 16-bit-wide bus. Once the arbiter grants the host request, the 82560 begins the local bus cycle by generating the appropriate address and control signals.




Figure 2. 82560 Block Diagram



The host CPU can access the internal registers of the 82560, the external memory controlled by the 82560, or other devices—such as Boot ROM or external Latch—which share the same bus as the 82560. Table 1 lists the various access types that can be requested by the host.

The 82560 also supports devices on the local bus other than memory and the LAN controller. These devices can be accessed in two ways: by using the General Chip Select (GCS) signal, or by using the Special Chip Select (SCS) addresses in the 82560 register space. The first method typically supports EPROMs, external latches, and similar devices. The GCS signal is used as a qualifier by the external decode logic before it generates the Chip Select signal for the appropriate device. The second method is used for accessing the registers of controllers which use the 82560 DMA channels; e.g., the 82590, 82592, or 82588. Each address in the SCS port provides a unique combination of the DACKO, DACK1, and CS-pin output states. The CPU activates the chip select of the device being accessed by asserting or deasserting the appropriate signals.

The host CPU can access the 82560 registers and other devices on the local bus at any time. However, local memory can only be accessed by the host after the 82560 memory control registers are initialized.

The host accesses local memory in two ways: Page Access or Sequential Access. On power-up, or after reset, the memory access mode is undefined, and host access to local memory is disabled. The 82560 must be configured for the appropriate memory access mode before local memory can be accessed by the host.

In Page Access mode the local memory is mapped into the host memory space. In this mode the host can directly access local memory through a fixed size window which can be moved around in local memory space. This window is referred to as a "page". Figure 3 shows the paging scheme. The page size can be up to 8K bytes, and can be located anywhere in local memory. The page size can be made smaller by grounding one or more of the address lines (A0-A12). The exact location of the page in the local memory is defined by a page register. By reprogramming the page register the user can relocate the page in local memory.

In Sequential Access mode the memory is mapped into the host I/O address space. Data is transferred between host and local memory using host DMA or string I/O instructions. The 82560 can be programmed to support memory accesses through a single I/O port. The I/O port is defined by an address programmed into an 82560 register. The

of and stab food out see Table 1. Host Access Types

Access Type	HF0	HF1	Address	Cycle Status Indications
82560 Registers	aro Tolicha	Onge the	notoHida.	ne 82560 integYdRH he host interface
Local Memory Access	po bnalaser	pna0s add	User Defined	HRDY, Memory Control Signals, XCV Signals
GCS Access (Boot ROM) (General Chip Select)	0	0	User Defined	HRDY, GCS, IOWR/IORD
Special Chip Select	80	1	<10H	HRDY, DACK Lines, IOWR/IORD




Figure 3. Page Mechanism



82560 maintains the current address, which is updated each time a memory cycle is run. The host does not directly access the local memory. It outputs the I/O address onto the AO-A12 address lines, with the HF lines indicating a memory access. If the I/O address matches the address programmed into the 82560, then the 82560 executes the local memory cycle by outputting the current address onto the memory address lines MAO-12.

ARBITER


All requests for access to devices on the local bus, whether by the host or by the 82560 DMA, undergo arbitration. The host requests are indicated on the HF lines; the DMA requests are indicated on the DRQ lines. Figure 4 shows the basic arbitration cycle of the 82560. Arbitration for the local bus is pipelined. It can take place at any time when the 82560 is idle, or one clock before the end of the current local bus cycle. All requests are latched in on the falling edge of the 82560 clock. Arbitration is completed within one clock cycle. The resultant local bus cycle is started on the next clock. If more than one request is active, arbitration is resolved on a rotating priority basis. Priority is given to the device which has control of the local bus.

The 82560 deactivates its HRDY line when a host request is detected; the request is then arbitrated. If the request is granted, the appropriate local bus cycle is begun. When the device being accessed is ready to accept or output data, the HRDY line is reactivated and the host CPU can then perform the transfer of data. The DMA requests are acknowledged once DMA has been granted access to the local bus. The acknowledge lines are kept inactive until the DMA is granted access to the local bus.

DMA MACHINE 100 s and leanard AMC dos

The 82560 provides two DMA channels. Each channel can address up to 512K bytes, and has request and acknowledge lines and address registers. The DMA normally operates in the Demand mode, and becomes active in response to a DMA request being granted. The requests come in on the activating lines and, if granted, are acknowledged by the DACK lines. The DMA can be configured for the 82590, in which case it is tightly coupled to the 82590 parallel subsystem, using EOP and DRQ lines to determine the status of the current transmit or receive operation. DACKO becomes DACK, the acknowledge for both channels; and DACK1 becomes EOP, an input. The DRQ and the EOP lines indicate the status of the frame transmission or reception. This allows the 82560 to handle certain time-critical events, during transmission or reception, without CPU intervention.

The DMA channels operate in flyby mode, with data being read from the source and written to the destination simultaneously. Data is transferred on a demand basis. The 82560 will continue to transfer data if a DRQ line is active (and no other device is requesting control of the local bus) and no End of Process (EOP) indication is provided. The arbiter will allow back-to-back DMA cycles if no other requests are active; however, normally DMA cycles will be interleaved with other local bus cycles.



intel

Each DMA channel has a Control, Current Address, Base Address, and a Stop register. The Current Address register maintains the address which will be accessed during the next DMA cycle. It is automatically incremented when a DMA cycle is completed successfully. The Base Address register points to the beginning of the memory structure used to store a frame. It is used to reload the Current Address register when a collision or receive error occurs while in the Tightly Coupled Interface mode. The Stop register points to the location following the last byte of the frame. When the Current Address Register becomes equal to the Stop register, the DMA is disabled and the 82560 generates an interrupt to the CPU.

The DACK lines can also be asserted or deasserted under CPU control by accessing Special Chip Select (SCS) addresses in the 82560 register space. It provides the host with the option of accessing the LAN controller port(s) through the 82560.

TIGHTLY COUPLED INTERFACE

The Tightly Coupled Interface is a hardware interface between the 82560 and the 82590. This interface allows most transmission and reception events to be processed without CPU intervention. It allows the implementation of such time-critical CSMA/CD processes as automatic retransmission, buffer reclamation, and continuous frame reception. The basic interface is a two-wire DMA handshake between the 82560 and the 82590, this occurs over the DRQ and EOP pins. The 82590 provides the status of the current transmit or receive process, or requests another DMA cycle at the end of each DMA cycle. When configured for the Tightly Coupled Interface, the

82560 and the 82590 use a specific interrupt scheme to minimize CPU overhead and to improve data throughput. The 82590 will not generate interrupts upon events that can be handled by the 82560 without CPU intervention. Figure 5 illustrates the Tightly Coupled Interface mechanism. Table 2 lists the various combinations of the DRQ and EOP signals, and the events they represent.

Table 2. DMA Handshake Encoding

DRQ	EOP	Event Status
0	. 0	Frame Transmitted or Received OK
0	204 90	Idle agolyab of ageoba 101 alacupar II.
1	0	Frame Transmission or Reception Aborted
1	1	Another DMA Transfer Requested

If both DRQ and $\overline{\text{EOP}}$ are sampled high, the Current Address Register of the channel is incremented and the DMA cycle is repeated. If a frame is transmitted or received without errors, both DRQ and $\overline{\text{EOP}}$ are low at the end of the DMA cycle and the 82560 will generate an interrupt. If DRQ is high and $\overline{\text{EOP}}$ is low, a collision occurred during transmission, or an error occurred during reception. In this case the Current Address Register will be reloaded with the value in the Base Address Register; and, once again, it will point to the beginning of the frame structure in memory.

The DACK1/CS1/EOP pin of the 82590 is multiplexed and requires external logic to derive the EOP and CS1 signals (see 82590 data sheet). Because the 82560 integrates this logic, its DACK1/EOP pin can be connected directly to the DACK1/CS1/EOP pin of the 82590, and its DACK0/DACK pin can be connected directly to the DACK pin of the 82590.




Figure 5. 82560, 82590 DMA Handshake



TRANSMIT COMMAND CHAINING

The 82590 can transmit consecutive frames without requiring the CPU to issue the Transmit command each time. This improves data throughput during transmission and eliminates CPU overhead. The CPU can place multiple transmit frames in memory, with each frame separated from the next by a Command byte. The Command byte immediately follows the last byte of the transmit frame. It must contain one of two commands: Transmit (04H) or NOP (00H). During the DMA cycle the 82590 loads the Command byte which follows the DMA of the last byte of the frame. In the same DMA cycle the 82590

indicates Transmit Complete on the DRQ and EOP lines. The Transmit Complete signal causes the 82560 to load the value of the Current Address register into the Base Address register, so the Base Address register now points to a location immediately preceding the beginning of the next frame. If the Command byte contains the Transmit command, the 82590 will behave as if another Transmit command has been issued by the CPU, and will repeat the frame transmission procedure. A NOP in the Command byte indicates the preceding frame was the last frame to be transmitted and no other transmit frames follow. Figure 6 illustrates the Transmit Chaining process.




Figure 6. Transmit Chaining Process




Figure 7. Ring Buffer Implementation

BUFFER MANAGEMENT

The 82560 arranges a portion of the local memory into a ring buffer with consecutive frames received in adjacent portions of memory. Figure 7 shows the implementation of this scheme.

The beginning and end of the receive area is user definable through Lower and Upper Limit registers. The incoming frames are deposited in this region in adjacent locations in the Receive area. When the DMA reaches the end of the Receive area it will go back to the beginning and start depositing the incoming bytes—if the data from those locations has been read by the CPU. Once the frame is read by the CPU, the memory it had occupied becomes available for other incoming frames. The CPU Read pointer prevents overwriting of frames that have not been read. It points to the location in the receive area which was last read by the CPU. The 82560 will not deposit received data into locations following the location pointed to by the CPU Read pointer. The Base Address register points to the beginning of the current receive structure, which is 3 bytes from the

beginning of the actual frame. It is updated each time the 82590 issues the Frame Received OK on the DMA handshake. The Current Address register points to the location where the next incoming byte/word will be deposited.

While receiving in the Tightly Coupled Interface mode, the 82560 stores two bytes of data internally. When the 82590 issues a Frame Received OK signal on the DMA handshake, the 82560 will write the last two bytes, internally stored in temporary registers, to the beginning of the frame. This allows the CPU to process the frame with a minimum of overhead. Figure 8 shows the frame structure used in this implementation.

APPLICATIONS

Figure 9 shows a buffered, non-intelligent StarLAN adapter for the IBM PC bus (using the 82560 and the 82590). Figure 10 shows a buffered, non-intelligent Ethernet adapter for the IBM PC bus (using the 82560, 82592, 82C501, and 82502).








Figure 8. Ring Buffer Frame Structure

| Sample | Property | Prope

1-131







APPLICATION NOTE

AP-235

November 1986

An 82586 Data Link Driver

CHARLES YAGER



INTRODUCTION

This application note describes a design example of an IEEE 802.2/802.3 compatible Data Link Driver using the 82586 LAN Coprocessor. The design example is based on the "Design Model" illustrated in "Programming the 82586". It is recommended that before reading this application note, the reader clearly understands the 82586 data structures and the Design Model given in "Programming the 82586".

"Programming the 82586" discusses two basic issues in the design of the 82586 data link driver. The first is how the 82586 handler fits into the operating system. One approach is that the 82586 handler is treated as a "special kind of interface" rather than a standard I/O interface. The special interface means a special driver that has the advantage of utilizing the 82586 features to enhance performance. However the performance enhancement is at the expense of device dependent upper layer software which precludes the use of a standard I/O interface.

The second issue "Programming the 82586" discusses is which algorithms to choose for the CPU to control the 82586. The algorithms used in this data link design are taken directly from "Programming the 82586". Command processing uses a linear static list, while receive processing uses a linear dynamic list.

The application example is written in C and uses the Intel C compiler. The target hardware for the Data Link Driver is the iSBC 186/51 COMMputer, however a version of the software is also available to run on the LANHIB Demo board.

1.0 FITTING THE SOFTWARE INTO THE OSI MODEL

The application example consists of four software modules:

- Data Link Driver (DLD): drives the 82586, also known as the 82586 Handler.
- Logical Link Control (LLC): implements the IEEE 802.2 standard.
- User Application (UAP): exercises the other software modules and runs a specific application.
- C hardware support: written in assembly language, supports the Intel C compiler for I/O, interrupts, and run time initialization for target hardware.

Figure 1 illustrates how these software modules combined with the 82586, 82501 and 82502 complete the first two layers of the OSI model. The 82502 implements an IEEE 802.3 compatible transceiver, while the 82501 completes the Physical layer by performing the serial interface encode/decode function.

The Data Link Layer, as defined in the IEEE 802 standard documents, is divided into two sublayers: the Logical Link Control (LLC) and the Medium Access Control (MAC) sublayers. The Medium Access Control sublayer is further divided into the 82586 Coprocessor plus the 82586 Handler. On top of the MAC is the LLC software module which provides IEEE 802.2 compatibility. The LLC software module implements the Station Component responses, dynamic addition and deletion of Service Access Points (SAPs), and a class 1 level of service. (For more information on the LLC sublayer, refer to IEEE 802.2 Logical Link Control Draft Standard.) The class 1 level of service provides a connectionless datagram interface as opposed to the class 2 level of service which provides a connection oriented level of service similar to HDLC Asynchronous Balanced Mode.

On top of the Data Link Layer is the Upper Layer Communications Software (ULCS). This contains the Network, Transport, Session, and Presentation Layers. These layers are not included in the design example, therefore the application layer of this ap note interfaces directly to the Data Link layer.




Figure 1. Data Link Driver's Relationship to OSI Reference Mode 1




Figure 2. Block Diagram of the Hardware and Software

The application layer is implemented in the User Application (UAP) software module. The UAP module operates in one of three modes: Terminal Mode, Monitor Mode, and High Speed Transmit Mode. The software initially enters a menu driven interface which allows the program to modify several network parameters or enter one of the three modes.

The Terminal Mode implements a virtual terminal with datagram capability (connectionless "class 1" service). This mode can also be thought of as an async to IEEE 802.3/802.2 protocol converter.

The Monitor Mode provides a dynamic update on the terminal of 6 station related parameters. While in the monitor mode, any size frame can be repeatedly transmitted to the cable in a software loop.

High Speed Transmit Mode transmits frames to the cable as fast as the software possibly can. This mode demonstrates the throughput performance of the Data Link Driver.

The UAP gathers network statistics in all three modes as well as when it is in the menu. In addition, the UAP module provides the capability to alter MAC and LLC addresses and re-initialize the data link. (Figure 2 shows a combined software and hardware block diagram.)

2.0 LARGE MODEL COMPILATION

All the modules in this design example are compiled under the Large Model option. This has the advantages of using the entire 1 Mbyte address space, and allowing the string constants to be stored in ROM. In the Large Model it is important to consider that the 82586's data structures, SCB, CB, TBD, FD, and RBD, must reside within the same data segment. This data segment is determined at locate time.

The C_Assy_Support module has a run time start off function which loads the DLD data segment into a global variable SEGMT_. This data segment is used by the 82586 Handler for address translation purposes. The 82586 uses a flat address while the 80186 uses a segmented address. Any time a conversion between 82586 and 80186 addresses are needed the SEGMT_ variable is used.

Pointers for the 80186 in the large model are 32 bits, segment and offset. All the 82586 link pointers are 16 bit offsets. Therefore when trading pointers between the 82586 and the 80186, two functions are called: Offset (ptr), and Build_Ptr (offset). Offset (ptr) takes a 32 bit 80186 pointer and returns just the offset portion for the 82586 link pointer. While Build_Ptr (offset) takes an 82586 link pointer and returns a 32 bit 80186 pointer, with the segment part being the SEGMT_variable. Offset () and Build_Ptr() are simple functions written in assembly language included in the C_Assy_Support module.

In the small model, Offset () and Build_Ptr() are not needed, but the variable SEGMT_ is still needed for determining the SCB pointer in the ISCP, and in the Transmit and Receive Buffer Descriptors.

3.0 THE 82586 HANDLER

3.1 The Buffer Model

The buffer model chosen for the 82586 Handler is the "Design Model" as described in "Programming the 82586". This is based on the 82586 driver as a special driver rather than as a standard driver. Using this approach the ULCS directly accesses the 82586's Transmit and Receive Buffers, Buffer Descriptors and Frame Descriptors. This eliminates buffer copying. Transmit and receiver buffer passing is done entirely through pointers.



The only hardware dependencies between the Data Link and ULCS interface are the buffer structures. The ULCS does not handle the 82586's CBs, SCB or initialization structures. To isolate the data link interface from any hardware dependencies while still using the design model, another level of buffer copying must be introduced. For example, when the ULCS transmits a frame it would have to pass its own buffers to the data link. The data link then copies the data from ULCS buffers into 82586 buffers. When a frame is received, the data link copies the data from the 82586's buffers into the ULCS buffers. The more copying that is done the slower the throughput. However, this may be the only way to fit the data link into the operating system. The 82586 Handler can be made hardware independent by adding a receive and transmit function to perform the buffer copying.

The 82586 Handler allocates buffers from two pools of memory: the Transmit pool, and the Receive pool as illustrated in Figure 3. The Transmit pool contains Transmit Buffer Descriptors (TBDs) and Transmit Buffers (TBs). The Receive pool contains Frame Descriptors (FDs), Receive Buffer Descriptors (RBDs), and Receive Buffers (RBs).




Figure 3. 82586 Handler Memory

Management Model

When the ULCS wants to transmit, it requests a TBD from the handler. The handler returns a pointer to a free TBD. Each TBD has a TB attached to it. The ULCS fills the buffer, sets the appropriate fields in the TBD, and passes the TBD pointer back to the handler for transmission. After the frame is transmitted, the handler places the TBD back into the free TBD pool. If the ULCS needs more than one buffer per frame, it simply requests another TBD from the handler and performs the necessary linkage to the previous TBD.

On the receive side, the RFA pool is managed by the 82586 itself. When a frame is received, the 82586 inter-

rupts the handler. The handler passes a FD pointer to the ULCS. Linked to the FD is one or more RBDs and RBs. The ULCS extracts what it needs from the FD, RBDs and RBs, and returns the FD pointer back to the handler. The handler places the FD and RBDs back into the free RFA pool.

3.2 The Handler Interface

The handler interface provides the following basic functions:

- initialization
- sending and receiving frames
- · adding and deleting multicast addresses
- getting transmit buffers
- returning receive buffers

Figure 4 lists the Handler Interface functions.

On power up, the initialization function is called. This function initializes the 82586, and performs diagnostics. After initialization, the handler is ready to transmit and receive frames, and add and delete multicast addresses.

To send a frame, the ULCS gets one or more transmit buffers from the handler, fills them with data, and calls the send function. When a frame is received, the handler calls a receive function in the ULCS. The ULCS receive function removes the information it needs and returns the receive buffers to the handler. The addition and deletion of multicast addresses can be done "on the fly" any time after initialization. The receiver doesn't have to be disabled when this is done.

The command interface to the handler is totally asynchronous—the ULCS can issue transmit commands or multicast address commands whenever it wants. The commands are queued by the handler for the 82586 to execute. If the command queue is full, the send frame procedure returns a false status rather than true. The size of the command queue can be set at compile time by setting the CB—CNT constant. Typically the command queue never has more than a few commands on it because the 82586 can execute commands faster than the ULCS can issue them. This is not the case in a heavily loaded network when deferrals, collisions, and retries occur.

The command interface to the 82586 handler is hardware independent; the only hardware dependence is the buffering. A hardware independent command interface doesn't have any performance penalty, but some 82586 programmability is lost. This shouldn't be of concern since most data links do not change configuration parameters during operation. One can simply modify a few constants and recompile to change frame and network parameters to support other data links.




Figure 4. List of Handler Interface Functions




Figure 6. Free Transmit Buffer Descriptor Pool



3.3 Initialization some and treat also eas

The function which initializes the 82586 handler, Init_586(), is called by the ULCS on power up or reinitialization. Before this function is called, an 82586 hardware or software reset should occur. The Initialization occurs in three phases. The first phase is to initialize the memory. This includes flags, vectors, counters, and data structures. The second phase is to initialize the 82586. The third phase is to perform self test diagnostics. Init_586() returns a status byte indicating the results of the diagnostics.

Init_586() begins by toggling the 82501 loopback pin. If the 82501 is powered up in loopback, the CRS and CDT pin may be active. To reset this condition, the loopback pin is toggled. The 82501 should remain in loopback for the first part of the initialization function.

Phase 1 executes initialization of all the handlers flags, interrupt vectors, counters, and 82586 data structures. There are two separate functions which initialize the CB and RFA pools: Build_CB() and Build_Rfa().

3.3.1 BUILDING THE CB AND RFA POOLS

Build_CB() builds a stack of free linked Command Blocks, and another stack of free linked Transmit Buffer Descriptors. (See Figures 5 and 6.) Each stack has a Top of Stack pointer, which points to the next free structure. The last structure on the list has a NULL link pointer.

The CBs within the list are initialized with 0 status, EL bit set, and a link to the next CB. The TBD structures are initialized with the buffer size, which is set at compile time with the TBUF_SIZE constant, a link to the next TBD, and an 82586 pointer to the transmit buffer. This pointer is a 24 bit flat/physical address. The address is built by taking the transmit buffer's data segment address, shifting it to the left by 4 and adding it to the transmit buffer offset. An 80186 pointer to the transmit buffer is added to the TBD structure so that the 80186 does not have to translate the address each time it accesses the transmit buffer.

Build_Rfa() builds a linear linked Frame Descriptor list and a Receive Buffer Descriptor list as shown in Figure 7. The status and EL bits for all the free FDs are 0. The last FD's EL bit is 1 and link pointer is NULL. The first FD on the FD list points to the first RBD on the RBD list. The RBDs are initialized with both 82586 and 80186 buffer pointer is. The 80186 buffer pointer is added to the end of the RBD structure. Begin and end pointers are used to mark the boundaries of the free lists.

3.3.2 82586 INITIALIZATION

The 82586 initialization data structure SCP is already set since it resides in ROM, however, the ISCP must be loaded with information. Within the SCP ROM is the pointer to the ISCP; the ISCP is the only absolute address needed in the software. Once the ISCP address is determined, the ISCP can be loaded. The SCB base is obtained from the C_Assy_Support module. The global variable SEGMT_contains the address of the




Figure 7. Free RFA



data segment of the handler. The 80186 shifts this value to the left by 4 and loads it into the SCB base. The SCB offset is now determined by taking the 32 bit SCB pointer and passing it to the Offset() function.

The 82586 interrupt is disabled during initialization because the interrupt function is not designed to handle 82586 reset interrupts. To determime when the 82586 is finished with its reset/initialization, the SCB status is polled for both the CX and CNA bits to be set. After the 82586 is initialized, both the CX and CNA interrupts are acknowledged.

The 82586 is now ready to execute commands. The Configuration is executed first to place the 82586 in internal loopback mode, followed by the IA command. The address for the IA command is read off of a prom on the PC board.

3.3.3 SELF TEST DIAGNOSTICS

The final phase of the handler initialization is to run the self test diagnostics. Four tests are executed: Diagnose command, Internal loopback, External loopback through the 82501, and External loopback through the transceiver. If these four tests pass, the data link is ready to go on line.

The function that executes these diagnostics is called Test_Link(). If any of the tests fail, Test_Link() returns immediately with the Self_Test global variable set to the type of failure. This Self_Test global variable is then returned to the function which originally called Init_586(). Therefore Init_586() can return one of five results: FAILED_DIAGNOSE, FAILED_LPBK_INTERNAL, FAILED_LPBK_EXTERNAL, FAILED_LPBK_TRANSCEIVER or PASSED.




Figure 8. Initialization Diagnostics: Test_Link ()



The Diagnose() function, called by Test_Link(), does not return until the diagnose command is completed. If the interrupt service routine detects that a Diagnose command was completed then it sets a flag to allow the Diagnose() function to return, and it also sets the Self_Test variable to FAIL if the Diagnose command failed. If the Diagnose command completed successfully, the loopback tests are performed.

Before any loopback tests are executed, the Receive Unit is enabled by calling Ru_Start(). Loopback tests begin by calling Send_Lpbk_Frame(), which sends 8 frames with known loopback data and its own destination address. More than one loopback frame is sent in case one or more of them are lost. Also several of the frames will have been received by the time flags.lpbk_test is checked.

Two flag bits are used for the loopback tests: flags.lpbk_mode, and flags.lpbk_test. flags.lpbk_mode is used to indicate to the receive section that the frames received are potentially loopback frames. The receive section will pass receive frames to the Loopback Check() function if the flags.lpbk_mode bit is set. The Loopback_Check() function first compares the source address of the frame with its station address. If this matches then the data is checked with the known loopback data. If the data matches, then the flags.lpbk_test bit is set, indicating a successful loopback. The flow of the Test_Link() function is displayed in Figure 8.

3.4 Command Processing

Command blocks are queued up on a static list for the 82586 to execute. The flow of a command block is given in Figure 9. When the handler executes a command it first has to get a free command block. It does this by calling Get_CB() which returns a pointer to a free command block. The CB structure is a generic one in which all commands except the MC-Setup can fit in. The handler then loads into the CB structure the type of command and associated parameters. To issue the command to the 82586 the Issue_CU_Cmd() function is called with the pointer to the CB passed to this function. Issue_CU_Cmd() places the command on




Figure 9. The Flow of a Command Block

the 82586's static command block list. After the 82586 executes the command, it generates an interrupt. The interrupt routine, Isr_586(), processes the command and returns the Command Block to the free command block list by calling Put_Cb().

3.4.1 ACCESSING COMMAND BLOCKS-GET_ CB() and PUT_CB()

Get_Cb() returns a pointer to a free command block. The free command blocks are in a linear linked list structure which is treated as a stack. The pointer cb_tos points to the next available CB. Each time a CB is requested, Get_Cb() pops a CB off the stack. It does this by returning the pointer of cb_tos. cb_tos is then updated with the CB's link pointer. When the CB list is empty, Get_Cb() returns NULL.

There are two types of nulls, the 82586 'NULL' is a 16 bit offset, OFFFFH, in the 82586 data structures. The 80186 null pointer, 'pNULL', is a 32 bit pointer; with OFFFFH offset and the 82586 handler's data segment, SEGMT_, as the base.

Put_Cb() pushes a free command block back on the list. It does this by placing the cb_tos variable in the returned CB's link pointer field, then updates cb_tos with the pointer to the returned CB.

3.4.2 ISSUING CU COMMANDS-ISSUE__CU__ CMD()

This function queues up a command for the 82586 to execute. Since static lists are used, each command has its EL bit set. There is a begin_cbl pointer and an end_cbl pointer to delineate the 82586's static list. If there are no CBs on the list, then begin_cbl is set to pNULL. (Figure 10 illustrates the static list.) Each time a command is issued, a deadman timer is set. When the 82586 interrupts the CPU with a command completed, the deadman timer is reset.

Issue_Cu_Cmd() begins by disabling the 82586's interrupt. It then determines whether the list is empty or not. If the list is empty, begin and end pointers are loaded with the CB's address. The CU must then be started. Before a CU_START can be issued, the SCB's cbl_offset field must be loaded with the address of the command, the Wait_Scb() function must be called to insure that the SCB is ready to accept a command, and the deadman timer must be initialized. If the list is not empty, then the command block is queued at the end of the list, and the interrupt service routine Isr_586(), will continue generating CAs for each command linked on the CB list until the list is empty.




Figure 10. The Static Command Block List

3.4.3 INTERRUPT SERVICE ROUTINE-ISR_ 586()

Isr_586() starts off by saving the interrupts that were generated by the 82586 and acknowledging them. Acknowledgment must be done immediately because if a second interrupt were generated before the acknowledgment, the second interrupt would be missed. The interrupt status is then checked for a receive interrupt and if one occurred the Recv_Int_Processing() function is called. After receive processing is check the CPU checks whether a command interrupt occurred. If one did, then the deadman timer is reset and the results of the command are checked. There are only two particular commands which the interrupt results are checked for: Transmit and Diagnose. The Diagnose command needs to be tested to see if it passed, plus the diagnose status flag needs to be set so that the initialization process can continue.

The transmit command status provides network management and station diagnostic information which is useful for the "Network Management" function of the ISO model. The following statistics are gathered in the interrupt routine: good_transmit_cnt, sqe_err_cnt, defer_cnt, no_crs_cnt, underrun_cnt, max_col_cnt. To speed up transmit interrupt processing a flag is tested to determine whether these statistics are desired, if not this section of code is skipped.

The sqe error requires special considerations when used for statistic gathering or diagnostics. The sqe status bit indicates whether the transceiver passed its self test or not. The transceiver executes a self test after each transmission. If the transceiver's self test passed, it will activate the collision signal during the IFS time.

The sqe status bit will be set if the transceiver's self test passed. However if the sqe status bit is not set, the transceiver may still have passed its self test. Several events can prevent the sqe bit from being set. For example, the first transmit command status after power up will not have the sqe bit set because the sqe is always from the previous command. Also if any collisions occur, the sqe bit might not be set. This has to do with the timing of when the sqe signal comes from the transceiver. It is possible that a JAM signal from a remote station can overlap the sqe signal in which case the 82586 will not set the sqe status bit. Therefore the sqe error count should only be recorded when no collisions occur.

One other situation can occur which will prevent the SQE status bit from being set. If transmit command reaches the maximum retry count, the next transmit command's SQE bit will not be set.

The final phase of interrupt command processing determines if another command is linked, and returns the CB to the free command block list. Another command being linked is indicated by the CB link field not being NULL. In this case the deadman timer and the 82586's CU are re-started. If the CB link is NULL, there are no further commands to execute, and begin_cbl is set to pNULL.

3.4.4 SENDING FRAMES-SEND_FRAME (PTBD, PADD)

Send_Frame() receives two parameters, a pointer to the first Transmit Buffer Descriptor, and a pointer to the destination address. There may be one or more TBDs attached. The last TBD is indicated by its link

Figure 9. The Flow of a Command Block

field being NULL and the EOF bit set. It is the responsibility of the ULCS to make sure this is done before calling Send_Frame().

Send_Frame() begins by trying to obtain a command block. If the free command block list is empty, the send frame function returns with a false result. It is up to the ULCS to either continue attempting transmission or attempt at a later time. The send frame function calculates the length field by summing up the TBDs actual count field. After the length field is determined, send frame checks to see if padding is required. If padding is necessary, Send Frame will change the act count field in the TBD to meet the minimum frame requirements. This technique transmits what ever was in the buffer as padding data. If security is an issue, the padding data in the buffer should be changed.




Figure 11. Flow Chart for Sending a Frame

3.4.5 ACCESSING TRANSMIT BUFFERS-GET_____ TBD() AND PUT__TBD()

Get_Tbd() returns a pointer to a free Transmit Buffer Descriptor, and Put_Tbd() returns one or more linked Transmit Buffer Descriptors to the free list. The TBD which Get_Tbd() allocates has its link pointer set to NULL, and its EOF bit cleared. If another buffer is needed, the link field in the old TBD must be set to point to the new TBD. The last TBD used should have its link pointer set to NULL and its EOF bit set. Figure 11 shows the flow chart of getting buffers and sending a frame.

Put_Tbd (ptbd) is called by the Isr_586() function when the 82586 is done transmitting the buffers. A pointer to the first TBD is passed to Put_Tbd(). Put_Tbd() finds the end of the list of TBDs and returns them to the free buffer list.

3.4.6 MULTICAST ADDRESSES

The 82586 handler maintains a table of multicast addresses. Initially this table is empty. To enable a multicast address the Add_Multicast_Address(pma) function is called; to disable a multicast address, Delete_Multicast_Address(pma) function is called. Both functions accept a parameter which points to the multicast address. Add and Delete functions perform linear searches through the Multicast Address Table (MAT).

Add scans the entire MAT once to check if the address being added is a duplicate of one already loaded. Add will not enter a duplicate muliticast address. If there are no duplicates Add goes to the beginning of the MAT and looks for a free location. If it finds one, it loads the new address into the free location and sets the location status to INUSE. If no free locations are available, Add returns a false result.

Delete looks for a used location in the MAT. When it finds one, it compares the address in the table with the address passed to it. If they match, the location status is set to FREE and a TRUE result is returned. If no match occurs, the result returned is FALSE.

If Add or Delete change the MAT, they update the 82586 by calling Set_Multicast_Address(). This function executes an 82586 MC Setup command. Set_Mulitcast_Address() uses the addresses in the MAT to build the MC Setup command. The MC Setup command is too big to be built from the free CBs. Free CB

Figure 12. Reset Semaphore

command can be up to 10,392 bytes. Ineretore a separate Multicast Address Command Block (ma_cb) must be allocated and used. The size of the ma_cb and MAT are determined at compile time based on the MULTI_ADDR_CNT constant. The design example allows up to 16 multicast addresses.

Since there is only one ma_cb, and it is not compatible with the other CBs, it must be treated differently. Only one ma_cb can be on the 82586 command list. The ma_cb command word is used as a semaphore. If it is zero, the command is available. If not, Set_Multicast_Address() must wait until the ma_cb is free. Also the interrupt routine can't return the ma_cb to the free CB list. It just clears the cmd field, to indicate that ma_cb is available.

The 82586's receiver does not have to be disabled to execute the MC Setup command. If the 82586 is receiving while this command is accessed, the 82586 will finish reception before executing the MC Setup comand. If the MC Setup command is executing, the 82586 automatically ignores incoming frames until the MC Setup is completed. Therefore multicast addresses can be added and deleted on the fly.




Figure 12. Reset Semaphore

The 82586 rarely if ever locks up in a well behaved network; (i.e. one that obeys IEEE 802.3 specifications). The lock-ups identified were artificially created and would normally not occur. This data link driver has been tested in an 8 station network under various loading conditions. No lock-ups occurred under any of the data link drivers test conditions. However the reset software has been tested by simulating a lockup. This can be done by having the 82586 transmit, and disabling the CTS pin for a time longer than the deadman timer.

An 82586 deadlock is not a fatal error. The handler is designed to recover from this problem. As mentioned before, each time the 82586 is given a CA to begin executing a command, a deadman timer is set. The deadman timer is reset when a CNR interrupt is generated. If the CNR interrupt is not generated before the deadman timer expires, the 82586 must be reset.

Resetting of the 82586 should not be done while the handler software is executing. This could create a software deadlock by interrupting a critical section of code in the handler. To insure that the Reset_586() function is not executed while the handler is executing, all of the entry points to the handler (i.e. interface functions) set a semaphore flag bit called flags.reset_sema. This flag is cleared when the interface functions are exited.

If the Deadman timer interrupt occurs while flags.reset_sema is set, another flag is set (flag.reset_pend) indicating that the Reset_586() function should be called when the interface functions are exited. However if the deadman timer interrupt occurs when flags.reset_sema is clear, Reset_586() is called immediately. Figure 12 shows the logic for entering and exiting interface functions.

Reset_586() begins by disabling the 82586 interrupt. placing the ESI in loopback, and resetting the 82586. The reset can be a software or a hardware reset. However, there are certain lockups in the 82586 where only a hardware reset will suffice. (The 82586 errata sheet explicitly indicates which deadlocks require a hardware reset.) After the reset, Reset_586() executes a Configure, IA-Setup, and a MC-Setup command: the MC Setup command is built from the multicast address table (MAT). The 82586 Command Queues and Receive Frame Queues are left untouched so that the 82586 can continue executing where it left off before the deadlock. This way no frames or commands are lost. This requires that a separate reset CB and reset Multicast CB is used, because other CBs already in use cannot be disturbed.



3.5 Receive Frame Processing

The following functions are used for Receive Frame Processing:

Recv_Int_Processing() Called by Isr_586() to re-

move FDs and RBDs from

the 82586's RFA

Recv_Frame (pfd) Called by Recv_Int_Processing(). This function re-

sides in the ULCS

Used for perfect Multicast Check_Multicast (pfd) filtering AAAA SOLUCE & Vd

Put_Free_Rfa (pfd) Returns FDs and RBDs to

the 82586's RFA

Ru_Start() Restarts the RU when in the IDLE or No Resources

commonents are user control The Station Compo-

3.5.1 RECEIVE INTERRUPT PROCESSING-RECV_INT_PROCESSING()

The Recv_Int_Processing() function is called by Isr_586() when the FR bit in the SCB is set. The Recy Int Processing() function checks whether any FDs and RBDs on the free list have been used by the 82586. If they have, Recv_Int_Processing() removes the used FDs and RBDs from the free list, and passes them to the ULCS.

The Recv_Int_Processing() function is a loop where each pass removes a frame from the 82586's RFA. When there are no more used FDs and RBDs on the RFA, the function calls RU_Start(), then returns to Isr_586(). The first part of the loop checks to see if the C bit in the first FD of the free FD list is set. If the C bit is set, the function determines if one or more RBDs are attached. If there are RBDs attached, the end of the RBD list is found. The last RBD's link field is used to update begin_rbd pointer, and then it's set to NULL.

After the receive frame has been delineated from the RFA, some information about the frame is needed to determine which function to pass it to. Since the save bad frame configure bit is not set, the only bad frame on the list could be an out of resource frame. An out of resource frame is returned to the RFA by calling Put___ Free_RFA (pfd). If the flags.lpbk_mode bit is set, the frame is given to the loopback check function. If the destination address of the frame indicates a multicast, the check multicast function is called. If the frame has passed all of the above tests and still has not been returned, it is passed to the Recv_Frame() function which resides in the ULCS.

Check_Multicast (pfd) determines whether the multicast address received is in the multicast address table. This is necessary because the 82586 does not have perfect multicast address filtering. Check_Multicast does a byte by byte comparison of the destination address with the addresses in the multicast address table. If no match occurs, it returns false, and Recv_Int_Processing calls Put_Free_RFA() to return the frame to the RFA. If there is a match, Check_Multicast() returns TRUE and Recv_Int_Processing() calls Recv_ Frame(), passing the pointer to the FD of the frame received.

3.5.2 RETURNING FDs AND RBDs-PUT__ FREE_RFA (pfd)

Put_Free_RFA combines Supply_FD and Supply_RBD algorithms described in "Programming the 82586" into one function. The begin and end pointers delineate what the CPU believes is the beginning and end of the free list. The decision of whether to restart the RU is made when examining both the free FD list and the free RBD list. This is why two ru_start_flags are used, one for the FD list and one for the RBD list. Both flags are initialized to FALSE.

The function starts off by initializing the FD so that the EL bit is set, the status is 0, and the FD link field is NULL. The rbd pointer is saved before the rbd pointer field in the FD is set to NULL. The free FD list is examined and if it's empty, begin-fd and end-fd are loaded with the address of the FD being returned. In this case the RU should not be restarted, because there is only one FD on the free list. If the free FD list is not empty, the FD being returned is placed on the end of the list, the end pointer is updated, and the RU start flag is set TRUE.

To begin the RBD list processing the end of the returned RBD list is determined, and this last RBD's EL bit is set. If the free RBD list is empty, the returned RBD list becomes the free RBD list. If there is more than one RBD on the returned list, the ru start flag is set TRUE. If the free RBD list is not empty, the returned RBD list is appended on the end of the free list, the end-rbd pointer is updated, and the ru start flag is set TRUE.

The last part of Put_Free_RFA() is to determine whether to call RU_Start(). Both ru start flags are ANDed together, and if the result is TRUE, the Ru_ Start() function is called.

3.5.3 RESTARTING THE RECEIVE UNIT-RU_ START()

The Ru_Start() function checks two things before it decides to restart the RU. The first thing it checks is whether the RU is already READY. If it is, there is no reason to restart it. If the RU is IDLE or in NO_RE-SOURCES, then the second thing to check is whether the first free FD on the free FD list has its C bit set. If it does, then the RU should not be restarted. The reason is that the free FD list should only contain free FDs

when the RU is started. If the C bit is set in the FD, then not all the used FD have been removed yet. If the RU is started when used FDs are still in the RFA, the 82586 will write over the used FDs and frames will be lost. Therefore Ru_Start() is exited if the first FD in the RFA has its C bit set. If the RU is not READY, and begin_fd doesn't point to a used FD, then the RU is restarted.

Note that in "Programming the 82586" there are two more conditions to be met before the RU is started: two or more FD on the RFA, and two or more RBD on the RFA. These conditions are checked in Put_Free_RFA(), and Ru_Start() isn't called unless they are met.

4.0 LOGICAL LINK CONTROL

The IEEE 802.2 LLC function completes the Data Link Layer of the OSI model. The LLC module in this design example implements a class 1 level of service which provides a connectionless datagram interface. Several data link users or processes can run on top of the data link layer. Each user is identified by a link service access point (LSAP). Communication between data link users is via LSAPs. An LSAP is an address that identifies a specific user process or another layer

(see Figure 13). The LSAP addresses are defined as follows:

Data Link Layer (Station Component)		00H
Transport Layer		FEH
Network Management Layer		08H
User Processes multiples of 4 i OCH < LSA		

Each receiving process is identified by a destination LSAP (DSAP) and each sending process is identified by a source LSAP (SSAP). Before a destination process can receive a packet, its DSAP must be included in a list of active DSAPs for the data link.

Figure 14 illustrates the relationship between the Station Component and the SAP components. (The SAP components are user processes.) The Station Component receives all of the good frames from the Handler and checks the DSAP address. If the DSAP address is 0, then the frame is addressed to the Station Component and a Station Component Response is generated. If the DSAP address is on the active DSAP list, then the Station Component passes the frame to the addressed SAP. If the DSAP address is unknown, the frame is returned to the handler.




Figure 13. Data Link Interface




Figure 14. Station Component Relationship

There are 3 commands and 2 responses which the class 1 LLC layer must implement. Figure 15 shows IEEE 802.2 Class 1 commands and responses and Figure 16 shows the IEEE 802.2 Class 1 frame format.

Commands	Responses	Description
UI	rbavissar	Unnumbered
	setgen	Information
XID	XID	Exchange ID
TEST	TEST	Remote Loopback

Figure 15. IEEE 802.2 Class 1, Type 1 Commands and Responses




Figure 16. IEEE 802.2 Class 1 Frame Format

From Figure 15 it can be seen that there are no LLC class 1 UI responses because information frames are not acknowledged at the data link level. The only command frames that may require responses are XID and TEST. If a command frame is addressed to the Station Component, it checks the control field to see what type of frame it is. If it's an XID frame, the Station Component responds with a class 1 XID response frame. If it's a TEST frame, the Station Component responds with a TEST frame, echoing back the data it received. In both cases, the response frame is addressed to the source of the command frame.

Any frames addressed to active SAPs are passed directly to them. The Station Component will not respond to SAP addressed frames. Therefore it is the responsibility of the SAPs to recognize and respond to frames addressed to them. When a SAP transmits a frame, it builds the IEEE 802.2 frame itself and calls the Handler's Send_Frame() function directly. The LLC module is not used for SAP frame transmission. The only functions which the LLC module implement are the dynamic addition and deletion of DSAPs, multiplexing the frames to user SAPs, and the Station Component command recognition and responses. This is one implementation of the IEEE 802.2 standard. Other implementations may have the LLC module do more functions, such as SAP command recognitions and responses. A list of the functions included in the LLC module is as follows:

LLC Functions	Description
Init_Llc()	Initializes the DSAP address table and calls Init_586()
Add_Dsap_	Add a DSAP address to
Address (dsap, pfunc)	the active list
d to part H on the iSBC	dsap - DSAP address
the commands is listed in	pfunc - pointer to the SAP function
Delete—Dsap— Address (dsap)	Delete a DSAP address
Recv—Frame (pfd)	Receives a frame from the 82586 Handler
at Address SAP Address	
Station—Component— Response (pfd)	Generates a response to a frame addressed to the
Figure 17, Menu of Do	Station Component pfd - Frame Descriptor Pointer



4.1 Adding and Deleting LSAPs

When a user process wants to add a LSAP to the active list, the process calls Add_Dsap_Address(dsap, pfunc). The dsap parameter is the actual DSAP address, and the pfunc parameter is the address of the function to be called when a frame with the associated DSAP address is received.

The LLC module maintains a table of active dsaps which consists of an array of structures. Each structure contains two members: stat - indicates whether the address is free or inuse, and (*p_sap_func)() contains the address of the function to call. The index into the array of structures is the DSAP address. This speeds up processing by eliminating a linear search. Delete______ Address (dsap) simply uses the DSAP index to mark the stat field FREE.

5.0 APPLICATION LAYER

For most networks the application layer resides on top of several other layers referred to here as ULCS. These other layers in the OSI model run from the network layer through the presentation layer. The implementation of the ULCS layers is beyond the scope of this application note, however Intel provides these layers as well as the data link layer with the OpenNET product line. For the purpose of this application note the application layer resides on top of the data link layer and its use is to demonstrate, exercise and test the data link layer design example.

There can be several processes sitting on top of the data link layer. Each process appears as a SAP to the data link. The UAP module, which implements the application layer, is the only SAP residing on top of the data link layer in this application example. Other SAPs could certainly be added such as additional "connectionless" terminals, a networking gateway, or a transport layer, however in the interest of time this was not done.

5.1 Application Layer Human Interface

The UAP provides a menu driven human interface via an async terminal connected to port B on the iSBC 186/51 board. The menu of the commands is listed in Figure 17 along with a description that follows:

- T Terminal Mode
- X High Speed Transmit Mode
 - P Print All Counters
- A Add a Multicast Address
 - S Change the SSAP Address
- N Change Destination Node Address
- R Re-Initialize the Data Link

Terminal Mode - implements a virtual terminal with datagram capability (connectionless "class 1" service). This mode can also be thought of as an async to IEEE 802.2/802.3 protocol converter.

Monitor Mode - allows the station to repeatedly transmit any size frame to the cable. While in the Monitor Mode, the terminal provides a dynamic update of 6 station related parameters.

High Speed Transmit Mode - sends frames to the cable as fast as the software possibly can. This mode demonstrates the throughput performance of the Data Link Driver.

Change Transmit Statistics - When Transmit Statistics is on several transmit statistics are gathered during transmission. If Transmit Statistics is off, statistics are not gathered and the program jumps over the section of code in the interrupt routine which gathers these statistics. The transmission rate is slightly increase when Transmit Statistics is off.

Print All Counters - Provides current information on the following counters.

Good frames transmitted:

Good frames received:

CRC errors received:

Alignment errors received:

Out of Resource frames:

Each time a frame has been successfully transmitted the Good frames transmitted count is incremented. The same holds true for reception. CRC, Alignment, Out of Resources, and Overrun Errors are all obtained from the SCB. Underrun, lost CRS, SQE error, Max retry, and Frames that deferred are all transmit statistics that are obtained from the Transmit command status word. 82586 Reset is a count which is incremented each time the 82586 locks up. This count has never normally been incremented.

- M Monitor Mode
- V Change Transmit Statistics
- C Clear All Counters
- Z Delete a Multicast Address
- D Change the DSAP Address
 - L Print All Addresses
 - B Change the Number Base

Figure 17. Menu of Data Link Driver Commands



Clear All Counters - Resets all of the counters.

Add/Delete Multicast Address - Adds and Deletes Multicast Addresses.

Change SSAP Address - Deletes the previous SSAP and adds a new one to the active list. The SSAP in this case is this stations LSAP. When a frame is received, the DSAP address in the frame received is compared with any active LSAPs on the list. The SSAP is also used in the SSAP field of all transmitted frames.

Change DSAP Address - Delete the old DSAP and add a new one. The DSAP is the address of the LSAP which all transmit frames are sent to.

Change Destination Node Address - Address a new node.

Print All Addresses - Display on the terminal the station address, destination address, SSAP, DSAP, and all multicast addresses.

Re-initialize Data Link - This causes the Data Link to completely reinitialize itself. The 82586 is reset and

iSDM 86 Monitor, V1.0

Copyright 1983 Intel Corporation Y - (A to Y) too page Issue ensemble you below

.G D000:6

Passed Diagnostic Self Tests

Enter the Address of the Destination Node in Hex -> 00AA0000179E

Enter this Station's LSAP in Hex -> 20

Enter the Destination Node's LSAP in Hex -> 20

Do you want to Load any Multicast Addresses? (Y or N) -> Y

Enter the Multicast Address in Hex -> 00AA00111111

Would you like to add another Multicast Address? (Y or N) -> N

This Station's Host Address is: 00AA00001868

The Address of the Destination Node is: 00AA0000179E and dall three of west year all

This Station's LSAP Address is: 20

The Address of the Destination LSAP is: 20 A See gish told H sqyt , bassmook a seguing

The following Multicast Addresses are enabled: 00AA00111111

reinitialized, and the selftest diagnostic and loopback tests are executed. The results of the diagnostics are printed on the terminal. The possible output messages from the 82586 selftest diagnostics are:

Passed Diagnostic Self Tests

Failed: Self Test Diagnose Command

Failed: Internal Loopback Self Test

Failed: External Loopback Self Test

Failed: External Loopback Through Transceiver Self

Change Base - Allows all numbers to be displayed in Hex or Decimal.

5.2 A Sample Session

The following text was taken directly from running the Data Link software on a 186/51 board. It begins with the iSDM monitor signing on and continues into executing the Data Link Driver software.



Commands are: manife tentiles out the bouldationer	
T - Terminal Mode	M - Monitor Mode
X - High Speed Transmit Mode	V - Change Transmit Statistics
P - Print All Counters 100 one of been 9	C - Clear All Counters
A - Add a Multicast Address	Z - Delete a Multicast Address
S - Change the SSAP Address	D - Change the DSAP Address
N - Change Destination Node Address	L - Print All Addresses
R - Re-Initialize the Data Link	B - Change the number Base
Enter a command, type H for Help -> P	new one. The DSAP is the address of the LSAP biob all transmit frames are sent to
	d frames received: A about months of some
CRC errors received: Ali	
Out of Resource frames: 0 Rec 82586 Reset: 0 Tra	
	e-initialize Data Lue - This causes the Data store
Maximum retry: 0 Fra	mes that deferred: 4
Enter a command, type H for Help> T	
Would you like the local echo on? (Y or M	opyright 1983 Intel Corporation Y < (W
This program will now enter the terminal	mode. 8:0000 D
Press 'C then CR to return back to the me	nu
Hello this is a test. dark ared eldings	82586 IEEE 802.2/802.3 Co
Enter a command, type H for Help> M	
Do you want this station to transmit? (Y	or N)> Y
Enter the number of data bytes in the fra	ame> 1500
Hit any key to exit Monitor Mode.	
Frames Frames Errors Transmitted Received	Errors Errors
32 0 00000	00000 00000 00000
/* CR */ H <= (M TO Y) TERRITOR	
Enter a command, type H for Help> X	
Hit any key to exit High Speed Transmit M	ne Address of the Deptimetion Mode oboh
/* CR */	

Enter a command, type H for Help --> R OF 184 GABI notification of to seemble of

Passed Diagnostic Self Tests



5.3 Terminal Mode

The Terminal mode buffers characters received from the terminal and sends them in a frame to the cable. When a frame is received from the cable, data is extracted and sent to the terminal. One of three events initiate the UAP to send a frame providing there is data to send: buffering more than 1500 bytes, receiving a Carriage Return from the terminal, or receiving an interrupt from the virtual terminal timer.

The virtual terminal timer employs timer 1 in the 80130 to cause an interrupt every .125 seconds. Each time the interrupt occurs the software checks to see if it received one or more characters from the terminal. If it did, then it sends the characters in a frame.

The interface to the async terminal is a 256 byte software FIFO. Since the terminal communication is full duplex, there are two half duplex FIFOs: a Transmit FIFO and a Receive FIFO. Each FIFO uses two functions for I/O: Fifo_In() and Fifo_Out(). A block diagram is displayed in Figure 18.

The serial I/O for the async terminal interface is always polled except in the Terminal mode where it is interrupt driven. The Terminal mode begins by enabling the 8274 receive interrupt but leaves the 8274 transmit interrupt disabled. This way any characters received from the terminal will cause an interrupt. These characters are then placed in the Transmit FIFO. The only time the 8274 transmit interrupt is enabled is when the Re-

ceive FIFO has data in it. The receive FIFO is filled from frames being received from the cable. Each time a transmit interrupt occurs a byte is removed from the Receive FIFO and written to the 8274. When the Receive FIFO empties, the 8274 transmit interrupt is disabled.

The flow control implemented for the terminal interface is via RTS and CTS. When the Transmit FIFO is full, RTS goes inactive preventing further reception of characters (see Table 1). If the Receive FIFO is full, receive frames are lost because there is no way for the data link using class 1 service to communicate to the remote station that the buffers are full. Lost receive frames are accounted for by the Out of Resources Frame counter.

The Async Terminal bit rate sets the throughput capability of the station in the terminal mode because the bottle neck for this network is the R\$232 interface. Using this fact a simple test was conducted to verify the data link driver's capability of switching between the receiver's No Resource state and the Ready State. For example if station B is sending frames in the High Speed Transmit mode to station A which is in the Terminal mode, frames will be lost in station A. Under these circumstances station A's receiver will be switching from Ready state to Out of Resource state. The sum of Good frames received plus Out of Resource frames from station A should equal Good frames transmitted from station B; unless there were any underruns or overruns.

Table 1. FIFO State Table

Function	Present State	Next State	Action OVENIED SA S.E
FIFO_T_IN()	EMPTY & box .b	IN USE	Start Filling Transmit Buffer
	IN USE	FULL -bom O.	Shut Off RTS
FIFO_T_OUT()	FULL	IN USE	Enable RTS U add above and man alatt a
	IN USE	EMPTY	Stop Filling Transmit Buffer
FIFO_R_IN()	EMPTY	IN USE	Turn on TxInt
	IN USE	FULL	Stop Filling FIFO from Receive Buffer
FIFO_R_OUT()	FULL	IN USE	Start Filling FIFO from Receive Buffer
	IN USE	EMPTY	Turn Off TxInt




Figure 18

5.3.1 SENDING FRAMES

The Terminal Mode is entered when the Terminal_Mode() function is called from the Menu interface. The Terminal_Mode() function is one big loop, where each pass sends a frame. Receiving frames in the Terminal Mode is handled on an interrupt driven basis which will be discussed next.

The loop begins by getting a TBD from the 82586 handler. The first three bytes of the first buffer are loaded with the IEEE 802.2 header information. The loop then waits for the Transmit FIFO to become not EMPTY, at which point a byte is removed from the Transmit FIFO and placed in the TBD. After each byte is removed from the Transmit FIFO several conditions are tested to determine whether the frame needs to be transmitted, or whether a new buffer must be obtained. A frame needs to be transmitted if: a Carriage Return is received, the maximum frame length is reached, or the send_frame flag is set by the virtual terminal timer. A new buffer must be obtained if none of the above is true and the max buffer size is reached.

If a frame needs to be sent the last TBD's EOP bit is set and its buffer count is updated. The 82586 Handler's Send_Frame() function is called to transmit the frame, and continues to be called until the function returns TRUE.

The loop is repeated until a 'C followed by a Carriage Return is recieved.

5.3.2 RECEIVING FRAMES

Upon initialization the UAP module calls the Add_Dsap_Address(dsap, pfunc) function in the LLC module. This function adds the UAP's LSAP to the active list. The pfunc parameter is the address of the function to call when a frame has been received with the UAP's LSAP address. This function is Recy_Data_1(). frame received and determines the action required.

The commands and responses handled by Recv_Data_1() are the same as the Station Component's commands and responses given in Figure 15. One difference is that Recv_Data_1() will process a UI command while the Station Component will ignore a UI command addressed to it.

Recv_Data_1() will discard any UI frames received unless it is in the Terminal Mode. When in the Terminal Mode, Recv_Data_1() skips over the IEEE 802.2 header information and uses the length field to determine the number of bytes to place in the Receive FIFO. Before a byte is placed in the FIFO, the FIFO status is checked to make sure it is not full. Recv_Data_1() will move all of the data from the frame into the Receive FIFO before returning.

When a frame is received by the 82586 handler an interrupt is generated. While in the 82586 interrupt routine the receive frame is passed to the LLC layer and then to the UAP layer where the data is placed in the Receive FIFO by Recv_Octal_Data_1(). Since Recy Data 1() will not return until all of the data from the frame has been moved into the Receive FIFO, the 8274 transmit interrupt must be nested at a higher priority than the 82586 interrupt to prevent a software lock. For example if a frame is received which has more than 256 bytes of data, the Receive FIFO will fill up. The only way it can empty is if the 8274 interrupt can nest the 82586 interrupt service routine. If the 8274 could not interrupt the 82586 ISR then the software would be stuck in Recv_Data_1() waiting for the FIFO to empty. short legions a sound against bolled

5.4 Monitor Mode

The Monitor Mode dynamically updates 6 station related parameters on the terminal as shown below.

The Monitor_Mode() function consists of one loop. During each pass through the loop the counters are updated, and a frame is sent. Any size frame can be transmitted up to a size of the maximum number of transmit buffers available. Frame sizes less than the minimum frame length are automatically padded by the 82586 Handler.

Mode are loaded with all the printable ASCII characters. This way when one station is in the Monitor Mode transmitting to another station in the Terminal Mode, the Terminal Mode station will display a marching pattern of ASCII characters.

# of Good	# of Good	CRC	Alignment	No	Receive
Frames Transmitted	Frames Received	Errors	Errors	Resource Errors	Overrun Errors
32	0	00000	00000	00000	00000



5.5 High Speed Transmit Mode

The High Speed Transmit Mode demonstrates the throughput performance of the 82586 Handler. The Hs_Xmit_Mode() function operates in a tight loop which gets a TBD, sets the EOF bit, and calls Send_Frame(). The flow chart for this loop is shown in Figure 19.

The loop is exited when a character is received from the terminal. Rather than polling the 8274 for a receive




Figure 19. High Speed Transmit Mode Flow Chart

buffer full status, the 8274's receive interrupt is used. When the Hs_Xmit_Mode() function is entered, the hs_stat flag is set true. If the 8274 receive interrupt occurs, the hs_stat flag is set false. This way the loop only has to test the hs_stat flag rather than calling inb() function each pass through the loop to determine whether a character has been received.

The performance measured on an 8 MHz 186/51 board is 593 frames per second. The bottle neck in the throughput is the software and not the 82586. The size of the buffer is not relevant to the transmit frame rate. Whether the buffer size is 128 bytes or 1500 bytes, linked or not, the frame rate is still the same. Therefore assuming a 1500 byte buffer at 593 frames per second, the effective data rate is 889,500 bytes per second.

This can easily be demonstrated by using two 186/51 boards running the Data Link software. The receiving stations counters should be cleared then placed in the Monitor mode. When placing it in the monitor mode, transmission should not be enabled. When the other station is placed in the High Speed Transmit Mode a timer should be started. One can use a stop watch to determine the time interval for transmission. The frame rate is determined by dividing the number of frames received in the Monitor station by the time interval of transmission.



APPENDIX A COMPILING, LINKING, LOCATING, AND RUNNING THE SOFTWARE ON THE 186/51 BOARD

Instructions for using the 186/51 board

Use 27128A for no wait state operation. 27128s can be used but wait states will have to be added.

Copy HI.BYT and LO.BYT files into EPROMs PROMs go into U34 - HI.BYT and U39 - LO.BYT on the 186/51 board

JUMPERS REQUIRED

Jumper the 186/51 board for 16K byte PROMs in U34 and U39 Table 2-5 in 186/51 HARDWARE REFERENCE MANUAL (Rev-001)

186/51(ES)	186/51 (S)/186/51
E151-E152 OUT	E199-E203 OUT
E152-E150 IN	E203-E191 IN
E94-E95 IN	E120-E119 IN
E100-E106 IN	E116-E112 IN
E107-E113 IN	E111-E107 IN
E133-E134 IN	E94-E93 IN

also change interrupt priority jumpers - switch 8274 and 82586 interrupt priorities

E36-E44 OUT	E43-E47 OUT
E39-E47 OUT	E46-ES0 OUT
F37-F45 OUT	E44_E48 OUT

WIRE WRAP

E36-E47 IN		E43-E50 IN
E39-E44 IN	Approximation of the control of the	E46-E47 IN
E79-E45 IN		E90-E48 IN

terrounal. Kather tash polling the 8274 for *******

USE SDM MONITOR

The SDM Monitor should have the 82586's SCP burned into ROM. The ISCP is located at OFFFOH. Therefore for the SCP the value in the SDM ROM should be:

ADDRESS	DATA
FFFF6H	ххоон
FFFF8H	XXXXH
FFFFAH	XXXXH
FFFFCH	FFFOH
FFFFEH	ххоон

To run the program begin execution at 0D000:6H



```
I.E. G D000:6
GOOD LUCK!
          submit file for compiling one module: **********
********
run
cc86.86 :F6:%0 LARGE ROM DEBUG DEFINE(DEBUG) include(:F6:)
exit
*******
          submit file for linking and locating:
run
link86
           :F6:assy.obj, :F6:dld.obj, :F6:llc.obj, &
:F6:uap.obj, lclib.lib to :F6:dld.lnk segsize(stack(4000h)) notype
loc86 :F6:dld.lnk to :F6:dld.loc&
initcode (OD0000H) start(begin) order(classes(data, stack, code)) &
addresses(classes(data(3000H), stack(OCB00H), code(OD0020H)))
oh86 :F6:dld.loc to :F6:dld.rom
exit
********* submit file for burning EPROMs using IPPS: ********
ipps
i 86
f :F6:dld.rom (Od0000h)
3
2
O to :F6:lo.byt
y 31-155165
1 to :F6:hi.byt
У
t 27128
c :F6:lo.bvt t p
n
C :F6:hi.byt t p
exit
```





```
/PCD/USR/CHUCK/CSRC/DLD. H
  no galligmoo tot slit jimdas
                                                                                           82586 Structures and Constants
  /* general purpose constants */
 #define INUSE 0
 #define EMPTY #define FULL
  #define FREE
                                                        i seeses sanijasol bas animali rol elil jimduz
  #define TRUE
 #define FALSE 0
#define NULL 0xFFFF
  /* Define Data Structures */
#define RBUF_SIZE 128 /* receive buffer size */ 1 100 DID 571 100 Y888 1071 100 Y888 100 Y88
 #define ADD_LEN 6 ((d0004) dossa) estages duf. 616:87: es dif. difoi, tdb.gaurat
 typedef unsigned short int u_short;
  /* results from Test_Link(): loaded into Self_Test char */
#define PASSED (algo to algo t
  /* Frame Commands */
                                            mmands */
UI 0x03 /* Unnumbered Information Frame */
XID 0xAF /* Exchange Identification */
TEST 0xE3 /* Remote Loopback Test */
P_F_BIT 0x10 /* Poll/Final Bit Position */
C_R_BIT 0x01 /* Command/Response bit in SSAP */
#define #define
  #define
 #define
 #define
#define
                                             DSAP_CNT 8 /* Number of allowable DSAPs; must be a multiple
                                                                                                                   of 2**N, and DSAP addresses assigned must be divisible by 2**(8-N).
                                                                                                                     (i.e. the N LSBs must be 0) */
#define
                                            DSAP_SHIFT 5 /* DSAP_SHIFTS must equal 8-N */
#define
                                            XID_LENGTH 6 /* Number of Info bytes for XID Response frame */
/* System Configuration Pointer SCP */
            struct SCP {
                                                            u_short sysbus; /* 82586 bus width, 0 - 16 bits
                                                                                                            1 - 8 bits #/
                                                                                                                                                                                                                                                                                                                                                              231421-17
```

1-156





```
/PCD/USR/CHUCK/CSRC/DLD. H
                  u_short junk[2];
u_short iscpl; /* lower 16 bits of iscp address */
u_short iscph; /* upper 8 bits of iscp address */
/* Intermediate System Configuration Pointer ISCP */
   struct ISCP (
                  u_short base2 ;
/* System Control Block SCB */
                  struct SCB {
/* Command Block */

{
    u_short stat; /* Status of Command */
    u_short cmd; /* Command */
    u_short link; /* link field */
    u_short parm1; /* Parameters */
    u_short parm3;
    u_short parm4;
}

   struct CB {
                  u_short parm3;
u_short parm4;
                  u_short parm5;
                  u_short parm6;
/* Multicast Address Command Block MA_CB */
                  u_short stat; /* Status of Command */
u_short cmd; /* Command */
u_short link; /* Link field */
u_short mc_cnt; /* Number of MC addresses */
                  u_short mc_cnt; /* Number of MC addresses */
char mc_addrCADD_LEN*MULTI_ADDR_CNT]; /* MC address area */
/* Transmit Buffer Descriptor TBD */
   struct TBD {
                                                                                                           231421-18
```

/# LSAP Address Table #/

char stat;

struct LAT {

```
/PCD/USR/CHUCK/CSRC/DLD. H
                                                   /* Number of bytes in buffer */
/* offset to next TBD */
/* lower 16 bits of buffer address */
/* upper 8 bits of buffer address */
tr; /* not used by the 586: used by the
software to save address translation
                        u_short act_cnt;
u_short link;
                        u_short buff_1;
u_short buff_h;
                         struct TB *buff_ptr;
/* Frame Descriptor FD */
     struct FD (
                                                                  /* Status Word of FD */
/* EL and S bits */
/* link to next FD */
                        u_short stat;
                        u_short el_s;
u_short link;
                      u_short link; /* link to next FD */
u_short rbd_offset; /* Receive buffer descriptor offset */
char dest_addr[ADD_LEN]; /* Destination address */
char src_addr[ADD_LEN]; /* Source address */
u_short length; /* Length field */
);
/* Receive Buffer Descriptor RBD */
                                                           /* Actual number of bytes received */
/* Offset to next RBD */
/* Lower 16 bits of buffer address */
/* upper 8 bits of buffer address */
    struct RBD (
                        u_short act_cnt;
u_short link;
                        u_short buff_1;
u_short buff_h;
                                                           /* upper O bits or outrer address */
/* size of buffer */
/* not used by the 386: used by the
software to save address translation
routine. */
                        u_short size;
struct RB *buff_ptr;
/# Receive Buffers #/
                        char data[RBUF_SIZE];
                 struct FRAME_STRUCT
```

/* INUSE or FREE */

231421-19





```
/PCD/USR/CHUCK/CSRC/DLD. H
                                                                       (*p_sap_func)(); /* Pointer to LSAP function; associated to an amount associated
                                                   int
                                                                                                                                           with dsap address #/
                                      3:
 struct MAT {
                                                                                                        /* Multicast Address Table */
                                                   stat; /* INUSE or FREE */
addr[ADD_LEN]; /* actual mc address */
                       char
                           char
 /* general purpose flags */
 struct FLAGS {
            uct FLAGS {
   unsigned diag_done : 1;
   unsigned stat_on : 1;
   unsigned reset_sema: 1;
   unsigned reset_pend: 1;
   unsigned lpbk_test: 1;
   unsigned lpbk_mode: 1;
                                                                                                                                                                                                                                                                                 FILEST Entress Tro. 2170 Entress Tro. 2070 Entress Tro. 2170 Entre
                                                                                                        /* diagnose command complete */
                                                                                                       /* diagnose command complete */
/* network diagnostic statistics on/off */
/* don't reset when this bit is set */
/* reset when this bit is set */
/* loopback test flag */
/* loopback mode on/off */
 /* General purpose bits */
 #define ELBIT 0x8000
 #define EOFBIT 0x8000
 #define SBIT
                                                    0x4000
 #define IBIT
                                                    0x2000
                                                                                   #define CBIT
 #define BBIT
                                                    0x4000
 #define OKBIT
                                                   0x2000
 /* SCB patterns */
#define CX
                                                                 0x8000
 #define FR
                                                                 0x4000
#define CNA
#define RNR
                                                                 0x2000
                                                                 0x1000
 #define RESET
                                                                 0x0080
#define CU_START
#define RU_START
                                                                 0x0100
                                                                 0x0010
#define RU_ABORT
#define CU_MASK
                                                                 0x0040
                                                                 0x0700
 #define RU_MASK
                                                                 0x0070
#define RU READY
                                                               0x0040
/* 82586 Commands */
#define NOP
                                                                 0x0000
#define IA
                                                                 0x0001
#define CONFIGURE
#define MC_SETUP
                                                                0x0002
                                                                 0x0003
#define TRANSMIT
                                                                 0x0004
#define TDR
                                                                 0x0005
 #define DUMP
                                                                 0x0006
#define DIAGNOSE
                                                                0x0007
                                                                                                                                                                                                                                                                                                              231421-20
```



```
/PCD/USR/CHUCK/CSRC/DLD. H
 /* 82386 Command and Status Masks */ 15000 1824 of spenior extended and sample and see the
 #define CMD_MASK
                                  0x0007
 #define NOERRBIT
                                  0x2000
                                   0x000F
 #define DEFERMASK
                                   0x0080
 #define NOCRSMASK
                                   0x0400
 #define UNDERRUNMASK
#define SQEMASK
#define MAXCOLMASK
                                  0x0100
0x0040
#define OUT_OF_RESOURCES 0x0200
/# Configure Parameters */
                             0x0800 /* use FIFO lim of 8 */
define FIFO_LIM
define BYTE_CNT
define SRDY
define SAV_BF
define ADDR_LEN
define ADDR_LEN
define AT_LEN
define FINT_LPBCK
define EXT_LPBCK
define LIN_PRIO
define ACR
define ACR
define ACR
define SUT_TIME
define FIFS
define FIFS
define FIFS
define FIFS
define PRM
#define FIFO_LIM
                             0x000B
                             0x0040
                             0x0080
                                             /* address length of 6 bytes */
                             010600
                             0x0800
                             0x2000
                                             /* preamble length of 8 bytes */
                             0x4000
                             0x8000
                             0x0000
                                             /* no priority */
                             0x0000
                             0x0080
                                             /* IFS time 9.6 usec */
/* slot time 51.2 usec */
/* retry number 15 */
                             0x6000
                             0x0500
                             0xF000
Odefine PRM
Odefine BC_DIS
Odefine BC_DIS
Odefine MANCHESTER
Odefine TONO_CRS
Odefine NCRC_INS
Odefine CRC_I6
Odefine BT_STUFF
Odefine PAD
Odefine CRS_SRC
Odefine CRS_SRC
Odefine CDTF
Odefine CDT SRC
#define PRM
                             0x0001
                             010002
                             0x0004
                             0x000B
                             0x0010
                             0x0020
                             0x0040
                             0x0080
                             0x0000
                                           /* no carrier sense filter */
                             0x0800
                                          /* no collision detect filter */
                             0x0000
#define CDT_SRC 0x8000
#define MIN_FRM_LEN 0x0040
                                          /# 64 bytes #/
#define MAX_FRAME_SIZE 1500 - 3
                                                                                                                          231421-21
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
  82586 Handler
  *************
  /* Define constants for storage area */
 #define CB_CNT 8 /* Number of available Command Blocks */ * **
#define FD_CNT 16 /* Number of available Frame Descriptors */
#define RBD_CNT 64 /* Number of available Receive Buffer descriptors */
#define TBD_CNT 16 /* Number of available Transmit Buffer descriptors */
  /* loopback parameters passed to Configure() */
 #define INTERNAL_LOOPBACK 0x4000
#define EXTERNAL_LOOPBACK 0x8000
#define NO_LOOPBACK 0x0000
                                                                          0x0000
  #include "dld.h"
                                                                       /# 586 Data Structures #/
  /# 186 Timer Addresses #/
 #define TIMER1 CTL OxFF5E
 #define TIMER1_CNT OxFF58
#define TIMER2_CTL OxFF66
#define TIMER2_CNT OxFF60
 /* external functions */
/* I/O */
int inw(); /* input word : inw(address) */
void outw(); /* output word: outw(address, value) */
void init_intv(); /* initialize the interrupt vector table */
void enable(); /* anable 80186 interrupts */
void disable(); /* disable 80186 interrupts */
/* Macro 'type' of definitions */ % Total Fine Transfer of Total COTTLES COT Foundations of Total Cottles COTT
#define CA outw(OxCB,O) /* the command to issue a Channel Attention */
#define ESI_LOOPBACK outw(OxCB,O) /* put the ESI in Loopback */ #define NO_ESI_LOOPBACK outw(OxCB,B) /* take the ESI out of Loopback */
```

231421-23







```
/PCD/USR/CHUCK/CSRC/DLD. C
          scb. crc_errs = 0;
                                                             /* clear 586 error statistic counters */
           scb. aln_errs = 0;
           scb.rsc_errs = 0;
scb.ovr_errs = 0;
           good_xmit_cnt = 0; /* init data link statistics */ LOP, *\
           underrun_cnt = 0;
no_crs_cnt = 0;
defer_cnt = 0;
           sqe_err_cnt = 0;
max_col_cnt = 0;
          recv_frame_cnt = 0;
reset_cnt = 0;
Init_586()
           struct ISCP *piscp;
           u_short i; to refriger them reported OCIOS and the to Strong Control of the struct MAT *pmat; to refriger them reported OCIOS and the colors at the Strong Control ocios and the strong ocios oc
           NO_ESI_LOOPBACK; /* Done for 82501. Inactivates CRS if powered up
                                                                  in loopback #/
           ESI_LOOPBACK;
           init_intv(); /* Initialization DLDs interrupt vectors */
           Init_Timer();
           flags.reset_sema = 0; /* Initialize Reset Flags */
flags.reset_pend = 0;
flags.stat_on = 1;
          piscp = 0x0000FFF0 ; /* Initialize the ISCP pointer*/
         piscp->busy = 1;
piscp->offset = Offset(&scb);
          pNULL = Build_Ptr(NULL); /* build a NULL pointer - 8086 type: 32 bits */
         pNOLL = Build_Ptr(NULL); /* build a NULL pointer - BOB6 type: 32 bits */
Build_Rfa(); /* init Receive Frame Area */
Build_Cb(); /* init Command Block list */
ma_cb.cmd = 0; /* multicast address semaphore init */
Clear_Cnt();
scb. stat = 0;
         CA; /* wait for the 586 to complete initialization */
         for ( i = 0; i <= 0xFF00; i++)
                                                                                                                                                                                                                                                               231421-25
```





```
/PCD/USR/CHUCK/CSRC/DLD. C
              if (i >OxFFOO)
Fatal("DLD: init - Did not get an interrupt after Reset/CA\n"); Oldans) tax 10 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514 = 5514
                                 if (scb. stat == (CX : CNA))
                 /* Ack the reset III.scb. cmd = (CX ! CNA);
                  /* Ack the reset Interrupt */
                 scb.cbl_offset = Offset(&cb[O]); /* link scb to cb and fd lists */ "" to the fact to the f
                     /* move the prom bytes into whoami array */
                               (i = 0; i < ADD_LEN; i++)
whoami((ADD_LEN - 1) - iJ = inb(whoami_io_add + i*2);
                 for (i = 0; i < ADD_LEN; i++)
                                 /* Initialization the Multicast Address Table */
                  for (pmat = &mat[O]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
                               pmat->stat = FREE;
                 Configure(INTERNAL_LOOPBACK); /* Put 586 in internal loopback */
                 SetAddress(); /* Set up the station address */
                 /* run diagnostics */
                 Test_Link();
                 if (Self_Test != PASSED)
                                return(Self_Test);
               Configure(NO_LOOPBACK); /* Configure the 82586 */
return(Self_Test);
Build_Rfa()
                                                                                                                                                                                                                                                                                           begin cbl + and cbl + pNULLI-
pcb-011nk + NULLI
                struct FD *pfd;
struct RBD *prbd;
struct RB *pbuf;
                 unsigned long badd;
               /* Build a linear linked frame descriptor list */
                 for (pfd = &fd[O]; pfd <= &fd[FD_CNT - 1]; pfd++) {
                               pfd->stat = pfd->el_s = 0;
pfd->link = Offset(pfd+1);
pfd->rbd_offset = NULL;
                                                                                                                                                                                                                                                                                                                                                                              231421-26
```





```
/PCD/USR/CHUCK/CSRC/DLD C
     end_fd = --pfd;
                                      /* point to &fd[FD_CNT - 1] */
     pfd->link = NULL;
pfd->el_s = ELBIT;
begin_fd = pfd = &fd[O];
                                     /* last fd link is NULL */
/* last fd has EL bit set */
/* point to first fd */
     pfd->rbd_offset = Offset(&rbd[O]); /* link first fd to first rbd */ to bld - time did have
     /* Build a linear linked receive buffer descriptor list */
     for (prbd = &rbd[O], pbuf = &rbuf[O]; prbd <= &rbd[RBD_CNT - 1];
                                                                       prbd++, pbuf++) ( (Odmi_oHS_elcana
         badd = SEOMT << 4;
         badd += Offset(pbuf); a stell to one do of doe stell of prod->buff_l = badd; prod->buff_h = badd >> 16; prod->buff_ptr = pbuf;
         prbd->link = Offset(prbd + 1); (Gst + bba_nt_temperature tr - (t - M31_GGA > 1 to = 1) rot prbd->size = RBUF_SIZE;
                                /* last rbd points to NULL */
/* last rbd has el bit set */
    end_rbd = --prbd;
prbd->link = NULL;
     prbd->size := ELBIT;
                                                           SetAddress(): /* Set up the station address s/
Build_Cb() /* Build a stack of free command blocks */
    struct CB *pcb;
struct TBD *ptbd;
struct TB *pbuf;
unsigned long
                           hadd:
    for (pcb = &cb[O]; pcb <= &cb[CB_CNT - 1]; pcb++) {
   pcb->stat = 0;
   pcb->cmd = ELBIT;
   pcb->link = Offset(pcb + 1);
}
    --pcb;
    begin_cbl = end_cbl = pNULL;
pcb->link = NULL;
    cb_tos = &cb[O];
    /* Build a stack of transmit buffer descriptors */
    for (ptbd = &tbd[O], pbuf = &tbuf[O]; ptbd <= &tbd[TBD_CNT - 1];
                                                     y teable it - ptbd++, pbuf++) ( costage - bigs week
         ptbd->act_cnt = TBUF_SIZE;
         ptbd->link = Offset(ptbd + 1);
         badd = SEGMT << 4;
                                                                                                               231421-27
```





```
/PCD/USR/CHUCK/CSRC/DLD. C
         hadd += Offset(pbuf);
        ptbd->buff_1 = badd;
ptbd->buff_h = badd >> 16;
ptbd->buff_ptr = pbuf;
    --ptol-)link = NULL; /* last tbd link is NULL */ ** powers = q Jab = 1 def -- pod = q) tot tbd_tos = &tbd[O]; /* Set the Top Of the Stack */
                            p-Pack cnt P TBUP_BIZE: - Am close EOFBIT and opdate pize on base che e
    /* Get a Command Block from the free list */
struct CB *Qet_Cb() /* return a pointer to a free command block */
    struct CB *pcb;
    if (Offset(pcb = cb_tos) == NULL)
    return(pNULL);
cb_tos = (struct CB *) Build_Ptr(pcb->link);
pcb->link = NULL;
    return(pcb);
/* Put a Command Block back onto the free list */
Put Cb(pcb)
    struct CB *pcb;
    pcb->stat = 0; to be all of events of LIMEL OUT TO Immediate large(-daggle todally qcod cot to a pcb); to be pcb);
    cb_tos = pcb;
struct TBD *Get_Tbd() /* return a pointer to a free transmit buffer
                            descriptor */
    struct TBD *ptbd;
    flags.reset_sema = 1;
                                                    Yor (some = FALSE) stat == FALSE) ) $
    Disable_SB6_Int();
if ((ptbd = tbd_tos) != pNULL) {
   tbd_tos = (struct TBD *) Build_Ptr(ptbd->link);
        ptbd->link = NULL;
    Enable_586_Int();
    flags.reset_sema = 0;
if (flags.reset_pend == 1)
    Reset_586();
return(ptbd);
Put_Tbd(ptbd)
                                                                                                   231421-28
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
struct TBD *ptbd;
    struct TBD *p;
    /* find the end of the tbd list returned, ptbd is the beginning */
    for (p = ptbd; p->link != NULL; p = (struct TBD *) Build_Ptr(p->link));
    p->act_cnt = TBUF_SIZE; /* clear EOFBIT and update size on last tbd */
    p->link = Offset(tbd_tos);
tbd_tos = ptbd;
SetAddress()
    struct CB *pcb;
                                                          if (Office) (pc = c2_tos) == MAL)
resurcipACALS;
cb_lcc = (struct CB =) Boild_Firice-line;;
pcb_line = (struct CB =) Boild_Firice-line;;
resurcipable
#ifdef DEBUG
     :f ((pcb = Get_Cb()) == pNULL)
    Fatal("dld.c - SetAddress - couldn't get a CB\n");
    pcb = Get_Cb();
#endif /* DEBUG */
    bcopy((char *)&pcb->parm1, &whoami[O], ADD_LEN); /* move the prom
                                                           * move the prom
address to IA cmd */ O m tatac-date
address to IA cmd */
    pcb->cmd = IA ! ELBIT;
    Issue_CU_Cmd(pcb);
Wait_Scb() /* wait for the scb command word to be clear */
   u_short
              i, stat;
    for (stat = FALSE; stat == FALSE; ) {
        for (i=0; i<=0xFF00; i++)
            if (scb. cmd == O)
                break;
        if (i > 0xFF00) (
            Bug("DLD: Scb command not clear\n");
            CA;
        else
            stat = TRUE;
                                                                                                231421-29
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
>
Issue_CU_Cmd(pcb) /* Queue up a command and issue a start CU command if no
                  struct CB *pcb;
-€
   Disable_586_Int();
   if (begin_cbl == pNULL) ( /* if the list is inactive start CU */
  begin_cbl = end_cbl = pcb;
       scb. cbl_offset = Offset(pcb);
       Wait_Scb();
       scb. cmd = CU_START;
       Set_Timeout();
                               /* set deadman timer for CU */
       CA;
       end_cbl->link = Offset(pcb);
       end_cb1 = pcb;
   Enable_586_Int();
Isr7()
-
   outb(0xE0, 0x67); /* EOI 80130 */
Isra()
   Write("\nInterrupt 6\n"); /vot shurteen of see and 8 to ter see and 3 destillated
   outb(0xE0, 0x66); /# EDI 80130 #/
Isr5()
   Write("\nInterrupt 5\n");
outb(0xEO, 0x65); /* EDI 80130 */
   /* Deadman Timer Interrupt Service Routine */
Timeout() /* Interrupt 4 */
Isr_Timeout() /* Interrupt 4 */
   Reset_Timeout();
   if (flags.reset_sema == 1)
       flags. reset_pend = 1;
   else
Reset_586();
   TIMER1_EOI_80186;
   TIMER1 EDI 80130;
   /* Interrupt O is Uart in UAP Module */
   /* Interrupt 2 is Timer in UAP Module */
                                                                       231421-30
```

```
/PCD/USR/CHUCK/CSRC/DLD. C
Isr1()
   Write("\nInterrupt 1\n");
   outb(0xEO, 0x61); /* EDI 80130 */
   /* 586 Interrupt service routine: Interrupt 3 */ 3 478 458 458 458
Isr_586()
              stat_scb: #pcb:
   u_short
   struct CB *pcb;
    enable(); /* nesting only the wart interrupt */
   Wait Sch();
   scb. cmd = (stat_scb = scb. stat) & (CX : CNA : FR : RNR);
   if (stat_scb & (FR | RNR))
       Recv_Int_Processing();
    if (stat_scb & CNA) { /* end of cb processing */
       Reset_Timeout();  /* clear deadman timer */
pcb = Build_Ptr(scb.cbl_offset);
#ifdef DEBUG
           Bug("DLD: begin_cbl == NULL in interrupt routine\n");
       if (begin_cbl == pNULL) (
           return;
       if ((pcb->stat & 0xC000) != 0x8000)
           Fatal("DLD: C bit not set or B bit set in interrupt routine\n");
#endif /* DEBUG */
       switch (pcb->cmd & CMD_MASK) {
       case TRANSMIT:
           if (flags.stat_on == 1) {/* if Transmit Statistics are collected do */
               /* if sqe bit = 0 and there were no collisions -> sqe error
                  this condition will occur on the first transmission if
there were no collisions, or if the previous transmit
command reached the max collision count, and the current
                  transmission had no collisions #/
               if ((pcb->stat & (SGEMASK : MAXCOLMASK : COLLMASK)) == 0)
                   ++sqe_err_cnt;
               if (pcb->stat & DEFERMASK)
                   ++defer_cnt;
                                                                            231421-31
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
                                                                         if (pcb->stat & NOERRBIT)
                                                                       ++good_xmit_cnt;
                                                                                          ++good_xmit_cnt;

(

if (pcb->stat & NOCRSMASK)
                                                                                         if (pcb-)stat & MUNIPHINON
++no_crs_cnt;

if (pcb-)stat & UNDERRUNMASK)
++underrun_cnt;

if (pcb-)stat & MAXCOLMASK)
++max_col_cnt;
                                                      if (pcb->parm1 != NULL)
                                                                        Put_Tbd(Build_Ptr(pcb->parm1));
ik;
                                                                                                       C'AT prichagon des vont al les niges et loss dur staten (11876) et des dur staten (11876) et des controls dur en la control et de controls et
                                                     breaki
                                    case DIAGNOSE:
                                                      flags.diag_done = 1;
if ((pcb-)stat & NOERRBIT) == 0) | Copied & Black to disk source in a standard of the copied & Black to disk source in a standard of the copied & Black to disk source in the copied & Black to disk to disk source in the copied & Black to disk source 
                                   default:
                                    /* check to see if another command is queued */
                                  if (pcb->link == NULL) of add bearing for the state sporter densities and of
                                                     begin_cbl = pNULL;
                                    else { /* restart the CU and execute the next command on the cbl */
                                                     begin_cbl = Build_Ptr(pcb->link);
                                                     scb.cbl_offset = pcb->link;
Wait_Scb();
                                                     scb. cmd = CU_START;
                                                     CA:
                                                     Wait_Scb();
                                                                                                                             /* START deadman timer */ HI man and UR 11 54 (1) 144 15 16
                                                     Set_Timeout();
                                   if ((pcb->cmd & CMD_MASK) == MC_SETUP)
pcb->cmd = 0; /* clear MC_SETUP cmd word, this will implement a
lock semephore so that it won't be reused until
                                                                                                                                  it is completed */
                                                   Put_Cb(pcb); /* Don't return MC_SETUP cmd block. It's not a general purpose command block from free CB list */
                 disable(); /* disable cpu int so that the 586 isr will not nest */
                EOI_80130;
                                                                                                                                                                                                                                                                                                                                                                                                                                     231421-32
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
Recv_Int_Processing()
                            *pfd; /* points to the Frame Descriptor */
*q, /* points to the last rbd for the frame */
*prbd; /* points to the first rbd for the frame */
                   RBD
     struct
    for (pfd = begin_fd; pfd != pNULL; pfd = begin_fd)
if (pfd->stat & CBIT) {
   begin_fd = (struct FD *) Build_Ptr(pfd->link);
   prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
   if (prbd != pNULL) { /* check to see if a buffer is attached */
if (prbd != begin_rbd)
   Fatal("DLD: prbd != begin_rbd in Recv_Int_Processing\n");
### DEBUG #/
                    for (q = prbd; (q->act_cnt & EOFBIT) != EOFBIT;
q = (struct RBD *) Build_Ptr(q->link));
                   if (pfd->stat & OUT_OF_RESOURCES)
                    Put_Free_RFA(pfd);
                    /* if the DLD is in a loopback test, check the frame recv */
if (flags.lpbk_mode == 1)
    Loopback_Check(pfd);
               /* if it's a multicast address check to see if it's
                       in the multicast address table, if not discard the frame */ = smile door to
                 if ( ((pfd->dest_addr[0] & 01) == 01) && (!Check_Multicast(pfd)))
                        Put_Free_RFA(pfd); no seasons them and advanta bee U2 and fraction ev b auto
                      Recv_Frame(pfd);
                         ++recv_frame_cnt;
         else {
              Ru_Start(); /* If RU has gone into no resources, restart it */
     back_Check(pfd) /* Called by Recv_Int_Processing; checks address and data of potential loopback frame */
Loopback_Check(pfd)
     struct RBD *prbd;
     struct RB *pbuf;
                                                                                                                    231421-33
```





```
/PCD/USR/CHUCK/CSRC/DLD. C
    if ( bcmp((char *) &pfd->src_addr[0], &whoami[0], ADD_LEN) != 0 ) {
         Put_Free_RFA(pfd);
         return
    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset); /* point to receive
buffer descriptor */
pbuf = (struct RB *) prbd->buff_ptr; /* point to receive buffer */

if ( bcmp((char *) pbuf, %lpbk_frame[O], LPBK_FRAME_SIZE) != O) (
Put_Free_RFA(pfd);
         Put_Free_RFA(pfd);
return;
    flags.lpbk_test = 1; /* passed loopback test */
Put_Free_RFA(pfd);
                            /* returns true if multicast address is in MAT */, (4+1 18 2 x 10 m 1) Tot
Check_Multicast(pfd)
    struct FD *pfd;
     struct
                  MAT *pmat;
    for (pmat = &mat[O]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
   if ( pmat->stat == INUSE &&
      (bcmp((char *) &pfd->dest_addr[O], &pmat->addr[O], ADD_LEN) == 0))
     if (pmat > &mat[MULTI_ADDR_CNT - 1])
         return(FALSE);
     return(TRUE);
     /* Test the Link function: executes Diagnose and Loopback tests */
Test_Link()
    Self_Test = PASSED:
    Diagnose():
    if (Self_Test == FAILED_DIAGNOSE)
    return;
Ru_Start(); /* start up the RU for loopback tests */
     flags. lpbk_mode = 1; /* go into loopback mode */
    Send_Lpbk_Frame(): /* internal loopback test */
if (flags.lpbk_test == 0) (
    Self_Test = FAILED_LPBK_INTERNAL;
         flags. lpbk_mode = O;
    flags.lpbk_test = 0;
Configure(EXTERNAL_LOOPBACK); /* external loopback test w/ ESI in lpbk */
 Send_Lpbt_Frame();

f external loopback test w/ ESI in lpbk e/
Send_Lpbt_Frame();

if (flags.lpbk_test == 0) {

Self_Test = FAILED_LPBK_EXTERNAL;

Self_Test = FAILED_LPBK_EXTERNAL;
                                                                                                               231421-34
```





```
/PCD/USR/CHUCK/CSRC/DLD. C
                       flags.lpbk_mode = 0; > ( 0 =1 (MB)_CGA .COllegeras .co
            flags. lpbk_test = 0; /* external loopback test through transceiver */
           fisjs.spb_vest

NO_ESI_LOOPBACK;

Send_Lpbk_Frame();

if (flags.lpbk_test == 0)

Self_Test = FAILED_LPBK_TRANSCEIVER;
 Send_Lpbk_Frame()
            struct TBD *ptbd;
            for (i = 0; i < 8; i++) ( /* send lpbk frame 8 times, since it's best effort delivery */
                       DEBUG

if ((ptbd = Qet_Tbd()) == pNULL)

Fatal("dld - Send_Lpbk_Frame - couldn't get a TBD\n");
#ifdef DEBUG
                       ptbd = Get_Tbd();
#endif /# DEBUG #/
                      ptbd->act_cnt = EOFBIT : LPBK_FRAME_SIZE;
bcopy((char *) ptbd->buff_ptr, &lpbk_frame[O], LPBK_FRAME_SIZE);
                      while(!Send_Frame(ptbd, &whoamiCOl));
>
Diagnose()
           struct CB *pcb;
#ifdef DEBUG
                       if ((pcb = Get_Cb()) == pNULL)
                     if ((pcb = Get_Cb()) == pNULL)
Fatal("dld - Diagnose - couldn't get a CB\n");
pcb = Get_Cb();

/* DEBUG */
#else
#endif /* DEBUG */
                      flags.diag_done = 0;
Self_Test = FALSE;
                      pcb->cmd = DIAGNOSE : ELBIT;
                     pcb->cmd = DIAGNOSE : ELBIT;
Issue_CU_Cmd(pcb);
while (flags.diag_done == 0) ; /* wait for Diag cmd to finish */
231421-35
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
Configure(loopflag)
    u_short loopflag;
                              con (long) - On prod-Dilms (* MALL photo = Digital Portoble-Disms))
    struct CB *pcb;
wifder DEBUG
    pcb = Get_Cb();
#endif /# DEBUG #/
                                      10 (Tampin C WIN DATA LEND bh /* maxumes o & ayto CBC 4/ (berg (Sursamatic)) (cher e)pade, ADD LEND (= 0))
    /* Ethernet default parameters */
    pcb->parm1 = 0x080C;
    pcb->parm2 = 0x2600 | loopflag;
pcb->parm3 = 0x6000;
    pcb->parm4 = 0xF200;
pcb->parm5 = 0x0000;
    if (loopflag == NO_LOOPBACK)
pcb->parm6 = 0x0040;
   pcb->parm6 = 0x0006; /* loopback frame is less bytes than the minimum frame length */
pcb->cmd = CONFIGURE | ELBIT;
    Issue_CU_Cmd(pcb);
2
/* Send a frame to the cable, pass a pointer to the destination address and a pointer to the first transmit buffer descriptor. */
   and a pointer to the first transmit buffer descriptor. #/ul at aless
Send_Frame(ptbd, padd) /* returns false if it can't get a Command block */ ***
                 *ptbd;
struct
           TBD
    struct CB *pcb;
                                .Tak out the noticest address is a duplicate of one already in the Mat.
   u_short length;
                                   flags.reset_sema = 1;
   if ((pcb = Get_Cb()) == pNULL) {
        flags.reset_sema = 0:
       if (flags. reset_pend == 1)
           Reset 586();
       return(FALSE);
                                           (FELL DGA .mag (# yada) .fullthasc-dange taggod
   pcb->parm1 = Offset(ptbd);
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
                 /* move destination address to command block */
bcopy((char *)&pcb->parm2. (char *)padd. ADD_LEN);
                  /* calculate the length field by summing up all the buffers */
                 for (length = 0; ptbd->link != NULL; ptbd = Build_Ptr(ptbd->link))
length += ptbd->act_cnt;
                 length += (ptbd->act_cnt & Ox3FFF); /* add the last buffer */ (LAME == (1983 to 1983 t
                  /* check to see if padding is required, do not do padding on loopback */
                 /* this will not work if MIN_DATA_LEN > TBUF_SIZE */
                if ((length < MIN_DATA_LEN) && /* assumes a 4 byte CRC */
(bcmp(&whoemilO], (char *)padd, ADD_LEN) != O))
                                                   ptbd->act_cnt = MIN_DATA_LEN : EOFBIT:
                                                                                                                              /* length field */
                 pcb->parm5 = length;
                                                                                                                                                                                                                                                                                                             pcb-Operm5 = 0:00000;
16 (longiles == RO 1:00080ck).
pcb-Operm5 = 0:00080c
                 pcb->cmd = TRANSMIT | ELBIT;
                 flags.reset_sema = 0; hads early seef at semine fladgood $\ 16000x0 = dare < son Reset_586();
                 return(TRUE);
Add_Multicast_Address(pma) /* pma - pointer to multicast address */
char *pma; /* returning false means the Multicast address piece of table is full */
               struct MAT *pmats isold browned a deg it was fit it owint annears at the control of the control 
                                                                                                                                                                                                                                                                                                                                          idage E5
/* if the multicast address is a duplicate of one already in the MAT.
                for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
                                  if ( pmat->stat == INUSE && (bcmp( &pmat->addr[O], (char *) pma, ADD_LEN) == 0)) (
                                                return(TRUE);
             for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
if (pmat->stat == FREE) {
   pmat->stat = INUSE;
   bcopy( &pmat->addr[O], (char *) pma, ADD_LEN);
      de-Martes break;
                                                                                                                                                                                                                                                                                                                                                                                         231421-37
```



```
/PCO/USR/CHUCK/CSRC/DLD. C
                                                                                                                       totteme if: - THO_ROUGA_IT_SCHOOL => 3cmm : rom = rough top : (SERMI == rosex-rome : %)
             if (pmat > &mat[MULTI_ADDR_CNT - 1]) ( dda .[O]rbrac-brook .ti]rbra_lac-sp_end /ulrod flags.reset_sema = 0;
                         if (flags.reset_pend == 1)
Reset_586();
                         return(FALSE);
             Set_Multicast_Address();
              flags.reset_sema = O;
             if (flags.reset_pend == 1)
  Reset_586();
              return(TRUE);
 3
           ete_Multicast_Address(pma) /* returning false means the market property of the property of the
 Delete Multicast_Address(pma) /* returning false means the multicast address
             flags.reset_sema = 1;
             for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
if ( pmat->stat == INUSE &&
    (bcmp( &pmat->addr[0], (char *) pma, ADD_LEN) == 0)) {
                                    pmat->stat = FREE; and one que asks avelsoushe base-braines block or dan enough a here break;
             if (pmat > &mat[MULTI_ADDR_CNT - 13) {
   flags.reset_sema = 0;
   if (flags.reset_pend == 1)
        Reset_Back().
                       3
                                    Reset_586();
                         return(FALSE);
                                                                                                                                                                                                       ond_te-link = Offertigfs);
end_fs-lst_s = 0:
end_fs = fist
ru_start_flag_fs = THUE:
             Set_Multicast_Address();
             flags.reset_sema = 0;
if (flags.reset_pend == 1)
                        Reset_586();
             return(TRUE);
Set_Multicast_Address() washing and to age to age the granting of the set
                                            MAT *pmat;
MA_CB *pma_cb;
           struct
            u_short
            i = 0;
            pma_cb = &ma_cb;
           while (pma_cb->cmd != 0); /* if the MA_CB is inuse, weit until it's free */
pma_cb->link = NULL;
                                                                                                                                                                                                                                                                                     231421-38
```

```
/PCD/USR/CHUCK/CSRC/DLD. C
             for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
                      if ( pmat->stat == INUSE) (
                                 bcopy( &pma_cb->mc_addr[i], &pmat->addr[0], ADD_LEN); - TWO_RCMA_IT_RCMARAS C Second 41
                                 i += ADD_LEN;
                     3
            pma_cb->mc_cnt = i;
pma_cb->cmd = MC_SETUP | ELBIT;
             Issue_CU_Cmd(pma_cb);
  >
  Put_Free_RFA(pfd) /* Return Frame Descriptor and Receive Buffer
                                                             Descriptors to the Free Receive Frame Area #/
                                                                 apfd; the describes are onese exten priorities on tunitarentha tearistich ateres
                                            FD
             struct
                                            RBD *prbd. /* points to beginning of returned RBD list */
*q: /* points to end of returned RBD list */
ru_start_flag_fd. /* indicates whether to restart RU */
              struct
             char
                                            ru_start_flag_rbd;
            flags.reset_sema = 1;
ru_start_flag_fd = ru_start_flag_rbd = FALSE;
pfd->el_s = ELBIT;
add_start_flag_fd = ru_start_flag_rbd = FALSE;
             prd->stat = 0;

prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);/* pick up the link to the rbd */
             pfd->link = pfd->rbd_offset = NULL;
            /* Disable_586_Int(); this command is only necessary in a multitasking program. However in this single task environment this routine is originally called from ist_586(), therefore interrupts are already disabled */
                                                                                                                                                                                        */ 0 energiezes april
(1 m bron donor serin i
(1005_republ
             if (begin_fd == pNULL)
  begin_fd = end_fd = pfd;
             else (
                        end_fd->link = Offset(pfd);
                        end_fd->el_s = O;
                       end_fd = pfd;
ru_start_flag_fd = TRUE;
             if (prbd != pNULL) {
                                                                                       /* if there is a rbd attached to the fd then
                                                                                    find the beginning and end of the rbd list */
                        for (q = prbd; q->link != NULL; q = Build_Ptr(q->link))
    q->act_cnt = 0;
                                  /* now prbd points to the beginning of the rbd list and
                                         q points to the end of the list */
                       q points to the end of the list */
q->size = RBUF_SIZE 1 ELBIT; The rise want of 52 AM and 52 AM
q->act_cnt = 0;
```

231421-39



```
/PCD/USR/CHUCK/CSRC/DLD. C
                                         if (begin_rbd == pNULL) ( /* if there is nothing on the list
                                                                                                                                                                           create a new list */
                                                            begin_rbd = prbd:
end_rbd = q;

to create a new list */

to create a ne
                                                             end_rbd = q;
if (prbd != q)
                                                                               ru_start_flag_rbd = TRUE; /* if there is more than one rbd
                                                                                                                                                                  d = TRUE; /e if there is more than the state of the state
                                                           /* if the rbd list already exists add on
the new returned rbds */
end_rbd->link = Offset(prbd);
end_rbd->size = RBUF_SIZE;
                                                            end_rbd = q;
ru_start_flag_rbd = TRUE;
                    if (ru_start_flag_fd && ru_start_flag_rbd)
   Ru_Start();
                     /* Enable_586_Int(); if Disable_586_Int() is used above */
                     flags.reset_sema = O;
                     if (flags.reset_pend == 1)
Reset_586();
Ru_Start()
                     if ((scb. stat & RU_MASK) == RU_READY) /* if the RU is already 'ready'
                                                                                                                                                                                                                           then return */
                                      return;
                    if ((begin_fd->stat & CBIT) == CBIT)
                 return;

begin_fd->rbd_offset = Offset(begin_rbd); /* link the beginning of the rbd

list to the first fd */
                   scb.rfa_offset = Offset(begin_fd);
Wait_Scb();
scb.cmd = RU_START;
                     scb. cmd = RESET;
                    Wait_Scb();
Issue_Reset_Cmds()
                    Wait_Scb();
                     scb. cmd = CU_START;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              231421-40
```



```
/PCO/USR/CHUCK/CSRC/DLD. C
             Wait_Scb();
             outw(OxFF5E, O);
                                                                                       /* shut off timer 1 interrupt */
            outw(OxFF3E, O); /* snut off timer 1 interrupt */
outw(OxFF3E, OxCOO9); /* use timer 1 without interrupt as a deadman */
while ((inw(OxFF3E) & OxCO20) == O) /* if Max Cnt bit is set before CNA
if ((scb. stat & CNA) == CNA)
             if (scb. stat & CNA != CNA)
Fatal("DLD:Issue_Reset_Cmds - Command deadlock during reset procedure\n");
             scb. cmd = CNA; /* Acknowledge CNA interrupt */
             Wait_Scb();
/* Execute a reset, Configure, SetAddress, and MC_Setup, then restart the Receive Unit and the Command Unit a/
             Receive Unit and the Command Unit */
Reset_586()
             struct
                                               MAT
                                                                  *pmat;
             u_short
            ++reset_cnt;
Disable_586_Int();
ESI_LOOPBACK;

**Preset_cnt;
Disable_586_Int();
**EN_LOOPBACK;

**Preset_cnt;
Disable_586_Int();
Disable_586_Int
             Software_Reset();
                            /* wait for the 586 to complete initialization */
           for ( i = 0; i <= OxFFOO; i++)
   if (scb. stat == (CX | CNA))
                                  break
                         Fatal("DLD: init - Did not get an interrupt after Software Reset\n");
             /* Ack the reset Interrupt */
            Wait_Scb();
            scb. cmd = (CX | CNA);
            Wait_Scb();
#ifdef DEBUG
if (begin_cbl == pNULL)
Fatal("DLD: begin_cbl = NULL in Reset_586");
#endif /* DEBUG */
                                                                                                                                                                                                                                                                                                     231421-41
```



```
/PCD/USR/CHUCK/CSRC/DLD. C
     /* Configure the 586 */
     /* Ethernet default parameters; Configure is not necessary when using
default parameters */
     res_cb. link = NULL;
    res_cb.parm1 = 0x080C;

res_cb.parm2 = 0x260O;

res_cb.parm3 = 0x50OO;

res_cb.parm4 = 0xF2OO;

res_cb.parm5 = 0x00OO;

res_cb.parm6 = 0x00AO;

res_cb.cmd = CONFIGURE | ELBIT;
     scb.cbl_offset = Offset(&res_cb.stat);
     Issue_Reset_Cmds();
                                                                                                ilespe un obise på - reducal siche.
     /* Set the Individual Address */
    bcopy((char *) %res_cb.parmi, &whoami[O], ADD_LEN); /* move the prom address to IA cmd */ res_cb.cmd = IA ! ELBIT;
     Issue_Reset_Cmds();
     /* reload the multicast addresses */
     i = res_ma_cb. stat = 0;
res_ma_cb. link = NULL;
     for (pmat = &mat[O]; pmat <= &mat[MULTI_ADDR_CNT - i]; pmat++)
if ( pmat->stat == INUSE ) (
   bcopy( &res_ma_cb. mc_addr[i], &pmat->addr[O], ADD_LEN);
   i += ADD_LEN;
     res_ma_cb.mc_cnt = i;
res_ma_cb.cmd = MC_SETUP | ELBIT;
scb.cbl_offset = Offset(&res_ma_cb.stat);
     Issue_Reset_Cmds();
     /* Restart the Command Unit and the Receive Unit */
     flags.reset_sema = 0;
     flags. reset_pend = O;
     NO_ESI_LOOPBACK;
     Recv_Int_Processing();
     scb.cbl_offset = begin_cbl;
Wait_Scb();
                                                                                                                                             231421-42
```

```
/PCD/USR/CHUCK/CSRC/DLD. C
                     scb.cmd = CU_START;
Set_Timeout();
                                                                                                                  /# Set Deadman Timer #/
                     Enable 586 Int();
                                                                                                                                                 of Charter default parameters; Configure is not necessary when using
/* bcopy --- byte copy routine */
bcopy(dst, src, nbytes)
char *dst, *src,
int nbytes;
                                                                                                                                                                                                                                                                                                                                      while (nbytes--) #dst++ = #src++;
  /* bcmp -- byte compare */
bcmp(s1, s2, nbytes)
char *s1, *s2;
int nbytes;
                      while (nbytes-- && *s1++ == *s2++);
                      return(*--s1 - *--s2);
                                                                                                                                     to be all of assets
                                                                                                                                                                                 for (punt = backtor) sans to bastfullLNADA_INADA car to punt to sans t
```



```
/PCD/USR/CHUCK/CSRC/LLC. C
  IEEE 802. 2 Logical Link Control Layer
  * (Station Component) *
 #include "dld. h"
 extern char
                                       *pNULL;
  extern struct TBD *Qet_Tbd();
 extern char
                                             *Build_Ptr();
 readonly char xid_frame[XID_LENGTH] = { O, O, XID, Ox81, Ox01, O}; a Toxate and a surface band /* DSAP, SSAP, XID, xid class 1 response */
 or the township and the the the passing of the transmission of the
         for (plat = &lat[0]; plat <= &lat[DSAP_CNT - 1]; plat++)
   plat->stat = FREE;
return(Init_586());
 /* Function for adding a new DSAP */
Add_Dsap_Address(dsap, pfunc) /* DSAP must be divisible by 2**(8-N), where

2**N = DSAP_CNT. (i.e. N LSBs must be 0).

The function will return FALSE if does not

meet the above requirements. or the Lsap

Address Table is full, or the address has

already been used. NULL DSAP address is

reserved for the Station Component */
 int dsap, (*pfunc) ();
           struct LAT *plat; \* *que tesu ésé de mavig den 11 big and proder at cobseje de serie du
          if ((dsap << (8-DSAP_SHIFT) & 0x00FF) != 0 :! dsap == 0)
                    return (FALSE);
          /* Check for duplicate dsaps. */
if ( (plat = &lat[dsap >> DSAP_SHIFT1)->stat == FREE) {
    plat->stat = INUSE;
    plat->p_sap_func = pfunc;
    return (TRUE);
                     return(FALSE);
                                                                                                                              prod m (struct RED *) $uild Ptrtofo-Orbd_orvabli
prot = tutruct FRAME_STRUCT *) prod-Daufr_priu
 /* Function for deleting DSAPs */
 Delete_Dsap_Address(dsap) /* If the specified connection exists, it is severed.
                                                 If the connection does not exist, the command is ignored. */
                                                                                                                                                                                                                                                 231421-44
```



```
/PCD/USR/CHUCK/CSRC/LLC. C
int dsap;
    lat(dsap >> DSAP_SHIFT). stat = FREE;
Recv_Frame(pfd)
    struct FD
                            *pfd;
    struct RBD
                             *prbd;
    struct FRAME_STRUCT *pfs;
struct LAT *plat;
    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
pfs = (struct FRAME_STRUCT *) prbd->buff_ptr; dix d d = throwald(klenger_bis
    if (pfd->rbd_offset != NULL) { /* There has to be a rbd attached to the fd. or alcohol.
        to the fd. or else the frame is too short */
if (pfs->dsap == 0) { /* if the frame is addressed to the Station
                                  Component, then a response may be required */
            if ( !(pfs->ssap & C_R_BIT) ) {/* if the frame received is a response,
                                          instead of a command, then reject it

Because this software does not implement

DUPLICATE_ADDRESS_CHECK. -> no response

frames should be recv'd */
                Station_Component_Response(pfd);
       Put_Free_RFA(pfd); /* return the pfd if not given to the user saps */
Station_Component_Response(pfd)
    struct FD *pfd;
   struct FRAME_STRUCT *prfs, *ptfs; *ptbd, *tq;
    struct RBD
                            *prbd;
    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
    prfs = (struct FRAME_STRUCT +) prbd->buff_ptr;
    switch (prfs->cmd & ~P_F_BIT)
               Delete Deap Address(deap) /s If the specified compensation extent to is severed to:
        CASE
```



```
/PCO/USR/CHUCK/CSRC/LLC. C
               while ((ptbd = Get_Tbd()) == pNULL);
ptbd->act_cnt = EGFBIT ; XID_LENOTH;
bcopy ((char *) ptbd->buff_ptr, &xid_frame[O], XID_LENGTH);
ptfs = (struct_FRAME_STRUCT_*) ptbd->buff_ptr;
               ptfs->cmd = prfs->cmd;
               ptfs->dsap = prfs->ssap | C_R_BIT; /* return the frame
               ptfs->ssap = 0;
while(!Send_Frame(ptbd, Build_Ptr(pfd->src_addr)));
               break;
               while ((ptbd = Get_Tbd()) == pNULL);
                   if (q != pNULL)
  q->link = Offset(ptbd);
                   else
begin_ptbd = ptbd;
ptbd->act_cnt = prbd->act_cnt;
bcopy((char *) ptbd->buff_ptr,
ptbd->act_cnt & Ox3FFF);
q = ptbd;
q = ptbd;
e = (struct FRAME_STRUCT *) begin_ptbd->buff_ptr;
                    else
               ptfs = (struct FRAME_STRUCT *) begin_ptbd->buff_ptr;
               ptfs->cmd = prfs->cmd;
               ptfs->ssap = 0; the sender */
while!Send_Frame(begin_ptbd,_Build_Ptr(pfd->src_addr)); up a part of the sender break;
                                                               to well galgeth about red nom ex Claims 231421-46
3
```



```
/PCD/USR/CHUCK/CSRC/UAP. C
/*****************************
               User Application Program

Async to IEEE 802. 2/802. 3 Protocol Converter

*
Winclude "dld.h"
/* ASCII Characters */
#define ESC 0x1B
#define LF
                OxOA
#define CR
                OxOD
#define BS
#define BEL
                0×07
#define SP
#define DEL
#define CTL_C
                0x20
               0x7F
               0×03
/* Hardware */
#define CH_B_CTL OxOODE
#define CH_B_DAT OxOODA
#define CH_A_DAT OxOODA
#define UART_STAT_MSK 0x70
char fifo_t[256];

char fifo_r[256];

char wrat5], wrb(5];

unsigned char in_fifo_t, out_fifo_t, in_fifo_r; out_fifo_r; actual;

u_short t_buf_stat, r_buf_stat;
cher cbuf[80]; /* Command line buffer */
cher line[81]; /* Monitor Mode display line */
unsigned char dsap, ssap, send_flag, local_echo; char Dest_Addr[ADD_LEN]; char Multi_Addr[ADD_LEN];
int tmstat; /* terminal mode status: for leaving terminal mode */
int dhex, monitor_flag, hs_stat;
                                     /* flags */
extern struct FLAGS flags;
extern char xid_frame[];
extern char whoami[];
                                                                                            231421-47
```

1-186



```
/PCD/USR/CHUCK/CSRC/UAP. C
                     mat[];
extern struct MAT
extern struct LAT
                     lat[];
extern char *pNULL;
extern unsigned long
                     good_xmit_cnt;
extern u_short
extern u_short
extern unsigned long
                     underrun_cnt;
                     no_crs_cnt;
defer_cnt;
extern u_short sqe_err_cnt;
extern u_short max_col_cnt;
extern unsigned long recv_frame_cnt;
extern u_short
                    reset_cnt;
extern struct SCB
/* Macro 'type' of definitions */
Enable_Uart_Int()
                 /* read the 80130 interrupt mask register */ (85)60 1130/60 1130/60
   outb(OxE2, OxOOFE & c); /* write to the 80130 interrupt mask register */
Disable_Uart_Int()
   int c;
   c = inb(OxE2);
   outb(0xE2, 0x0001 1 c);
Enable_Timer_Int()
   int c:
   outb(OxEA, 125);
outb(OxEA, OxOO); /* Timer 1 interrupts every .125 sec */
   231421-48
```





```
/PCO/USR/CHUCK/CSRC/UAP. C
Disable_Timer_Int()
                          int ci
                          c = inb(OxE2);
                           outb(0xE2, 0x0004 | c);
Co(c)
                          char
4
                          while ( (inb(CH_B_CTL) & 4) == 0 );
                          outb(CH_B_DAT, c);
                       while ( (inb(CH_B_CTL) & 1) == 0 ); Experimental and the control of the control o
Ci()
Read(pmsg, cnt, pact)
                         for (i = c = 0; (c != CR) && (c != LF) && (i < 198); ) { c = Ci() & 0x7F; · if (c == B8 !! c == DEL) { if (i > 0) {
                                                                                                       Co(88); Co(8P); Co(88); a resultant deservement CE108 and Sear of (53:0) and a resultant file a ground of the sear of the search of the search
                                                     0150
                                                                              if (c >= SP) {
                                                                                                        Co(c);
                                                                                                    buf[i++] = c;
                                                     else
                                                                               if ((c == CR) || (c == LF)) {
                                                                                                    buf[i++] = CR;
buf[i++] = LF;
                                                   else Co(BEL);
                          Co(CR); Co(LF);
                          if (i > cnt)
                                                     *pact = cnt;
                         231421-49
```

```
/PCD/USR/CHUCK/CBRC/UAP. C
Read_Char()
   unsigned char i;
   Read(&cbuf[0], 80, &actual);
   i = Skip(&cbuf[0]);
   return(cbuf[i]);
Write(pmsg)
  char *pmsg;
   while (*pmsg != '\0') {
   if (*pmsg == '\n')
          Co(CR);
     Co(*pmsg++);
>
Fatal(pmsg) /* write a message to the screen then stop */
  char *pmsg;
   Write("Fatal: ");
   Write(pmsg);
   for(1:):
Bug(pmsg) /* write a message to the screen then continue */
char *pmsg;
                                                     errore tout the der the fresh e
-
   Write("Bug: ");
   Write(pmsg);
Ascii_To_Char(c) /* convert ASCII-Hex to Char */
   1
   if (('0' <= c) && (c <= '9'))
return(c - '0');
if (('A' <= c) && (c <= 'F'))
return(c - 0x37);
if (('a' <= c) && (c <= 'f'))
return(c - 0x57);
   return(OxFF);
if (('A' <= c) && (c <= 'Z'))
       return(c + 0x20);
   return(0);
                                                                            231421-50
```





```
/PCD/USR/CHUCK/CSRC/UAP. C
Char_To_Ascii(c, ch) /* convert char to ASCII-Hex */
     unsigned char c. ch[];
     unsigned char i:
    i = (c & OxFO) >> 4;
i = (i < 10)
ch[O] = i + Ox30;
                                                                                      Read(SchoffOl 80, Sactual);
i = StroitchuffOl);
reburn(chufft);
    else

ch[O] = i + Ox37;

i = (c & Ox0F);

if (i < 10)

ch[i] = i + Ox30;
    else
ch[1] = i + 0x37;
    ch[2] = '\0';
Skip(pmsg) /* skip blanks */
    char *pmsg;
    for (i = 0; *pmsg == ' '; i++, pmsg++);
     return(i);
Read_Int() /* Read a 16 bit Integer */
    u_short wd. wh. wdi. whi. j:
char i. done, hex. dover, hover:
    for (done = FALSE; done == FALSE; ) {
   Read(&cbuf[0], 80, &actual);
   i = Skip(&cbuf[0]);
         for (hex = dover = hover = FALSE, wd = wh = wdi = whi = 0;

(j = Ascii_To_Char(cbuffil)) <= 15; i++) {
                                                                                   hex = TRUE;

wd = wd*10 + j;

wh = wh*16 + j;

if (wd < wd1)
                   dover = TRUE;
              if (wh < wh1)
hover = TRUE;
wd1 = wd; wh1 = wh;
         1(12, 45 2) 99 (5 42, 12) 45

(1, 12, 45 2) 98 (2 42, 12) 45

(1, 12, 45 2) 98 (2 42, 12) 45
              hex = TRUE;
if (hex == TRUE && hover == FALSE)
done = TRUE;
              if (hex == FALSE && dover == FALSE)
done = TRUE;
                                                                                                              231421-51
```



```
/PCD/USR/CHUCK/CBRC/UAP. C
                Write("\n This number is too big. \n It has to be less than 65536. \n"),
Write("\n Enter number --> ");
            if (!done) {
           Write(" Illegal Character\n Enter a number -->");
    if (hex)
        return(wh);
    return(wd);
Int_To_Ascii(value, base, ld, ch, width) /* convert an integer to an ASCII string */
unsigned long value;
u_short base, width;
char ch(1, ld;
    u_short i, j;
    Write_Long_Int(dw, i)
    unsigned long dwg
    u_short j;
char ch[11];
    if (dhex)
        Int_To_Ascii(dw. 16, ' ', &ch[O], 8);
    else

Int_To_Ascii(dw. 10, ' ', &cht03, 10);

for (j = 0; chtj] != '\0'; i--, j++)

line[i] = chtj];
Write_Short_Int(w, i)
u_short w, i;
    u_short j;
char ch[6];
unsigned long dw;
    if (dhex)
       Int_To_Ascii(dw, 16, '0', &ch[0], 4);
                                                                                    231421-52
```

```
/PCD/USR/CHUCK/CSRC/UAP. C
                        Int_To_Ascii(dw. 10, '0', &ch[0], 5);

for (j = 0; ch[j] != '\0'; min-, y++) or and if or all and if we have all the limit of the limit
  Yes()
                          char
                           for ( ; ; ) {
                                               b = Read_Char();
if ((b == 'Y') || (b == 'y'))
                                               if ((b == 'Y') | 1 (b == 'q'))
return(TRUE); if [13]A as at regard as the mass of the base and base at the life ((b == 'N') | 1 (b == 'n'))
return(FALSE);
Write(" Enter a V or N --> ");
  >
 Read_Addr(pmsg, add, cnt) /* pmsg - pointer to the output message */ property of the pointer to the address */ property of the ad
                          char i, j;
                          for ( ; ; ) {
                                                 Write(pmsg);
                                                  Read(&cbuf[O], BO, &actual);
                                                  for (j = skip(&cbuff()), i = 0; i < 2*cnt; i++, j++) (
    if (('0' <= cbuff()) && (cbuff()) <= '9'))
        cbuff() = cbuff() - '0';
                                                                         else
                                                                                             if (('a' <= cbuf[j]) && (cbuf[j] <= 'f'))
cbuf[i] = cbuf[j] - 0x57;
                                                                                                Write(" Illegal Character\n");
                                                                                               break;
                                                 if (i >= 2*cnt - 1)
                                                                        break;
                           for (i = 0; i <= cnt - 1; i++)
                                                 add[(cnt - 1) - i] = cbuf[2*i] << 4 : cbuf[2*i + 1];
(Write Addr(padd, cnt)
                          char padd[], cnt;
                           unsigned char i, c[3];
                           for ( ; cnt >0 ; cnt--) {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   231421-53
```

```
/PCD/USR/CHUCK/CSRC/UAP. C
     i = padd[cnt-1];
     Char_To_Ascii(i, &c[O]);
Write(&c[O]);
  c[0] = '\n';
  c[1] = '\0';
  Write(&c[0]);
3
Recv_Data_1(pfd) /* Receives the frame from the 802.2 module */
                 struct FD
  STRUCT FRAME_STRUCT
  struct TBD
                  *prbd;
  struct RBD
                   *prbufi
  char
                  cnt:
  int
  prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
prfs = (struct FRAME_STRUCT *) Build_Ptr(prbd->buff_ptr);
  case UI:

if (monitor_flag)

break: /* Don't put data in fifo unless in terminal mode */
        prbuf += 31 /* skip over the header info and point to the data */
        cnt = 3;
        pfd->length -= 3;
        prbd = Build_Ptr(prbd->link);
          #ifdef DEBUG
#endif /# DEBUG #/
        break;
     case XID:
        while ((ptbd = Get_Tbd()) == pNULL);
        ptfs->dsap = prfs->ssap ! C_R_BIT; /* return the frame
                                 to the sender #/
        ptfs->ssap = ssap;
        while(!Send_Frame(ptbd, Build_Ptr(pfd->src_addr)));
                                                              231421-54
```



```
/PCO/USR/CHUCK/CSRC/UAP. C
                                                                               t w no delend-13; we could be compared to the column actions.
             break:
         case
                TEST:
             if (q != pNULL)
                      q->link = Offset(ptbd); how & Son wid many among and envisors by (hvg) | ared vand
                  else
                      begin_ptbd = ptbd;
                 begin_ptbd = ptbo;
ptbd->act_cnt = prbd->act_cnt;
bcopy((cher *) ptbd->buff_ptr, (cher *) prbd->act_cnt & Ox3FFF);

ptbd->act_cnt & Ox3FFF);
             ptfs = (struct FRAME_STRUCT *) begin_ptbd->buff_ptr;
             ptfs->cmd = prfs->cmd;
             ptfs->dsap = prfs->ssap | C_R_BIT; //* return the frame to Touring Trans a survey a street
    c = fifo_t[out_fifo_t++];
     Disable_Uart_Int();
    Disable_Uart_Int():
if (out_iffo_t == in_fifo_t) /* if the fifo is empty */
t_buf_stat = EMPTY, /* stop filling Transmit Buffer Descriptors */
else /* if the fifo was full and is now draining */
if (t_buf_stat == FULL && out_fifo_t - 80 == in_fifo_t) ( /* turn on
                                                                          the spigot */
             RTS ONB;
            t_buf_stat = INUSE;
                                  unile ((gibt = Get Tasc)) om pNRLL);
stbd->act pre = Get II., x(D_LCMOTH)
bcog ((ther m) stad->butt yts Get Stanzio);
bcoe = (struct ranks STRUC) =) stbd->butt phin
     Enable_Uart_Int();
Fifo_T_In(c) /* called by Uart receive interrupt */
     char c;
     fifo_t[in_fifo_t++] = c;
     if (t_buf_stat == EMPTY)
                                                                                                        231421-55
```



```
/PCD/USR/CHUCK/CSRC/UAP. C
                         t_buf_stat = INUSE; /* start filling Transmit Buffer Descriptor */
e /* if there are only 20 locations left, turn off the spigot */
if (t_buf_stat == INUSE && in_fifo_t + 20 == out_fifo_t) (
                                       RTS OFFB:
                                       t_buf_stat = FULL
                                                                                                                                                                           16 (132 % 000010)
|Walter("Northing Error Desktook(n"))|
|17 (neat & 020020)
| Walter("Northin Error Dekactes(n"))|
|16 (neat & 020040)|
|17 (neat & 020040)|
|18 (neat & 020040)|
|19 (neat & 020040)
3
 Fifo_R_Out() /* called by transmit interrupt */
             c = fifo_r[out_fifo_r++];
             if (out_fifo_r == in_fifo_r) /* if the fifo is empty */
            r_buf_stat = EMPTy: /* if the fifo is empty */
r_buf_stat = EMPTy:
else /* if the fifo was full and is now draining */
if (r_buf_stat == FULL && out_fifo_r - 8i == in_fifo_r)
r_buf_stat = INUSE;
return(c);
3
fifo_r[in_fifo_r++] = c;
Disable_Uart_Int();
if (r_buf_stat == EMPTY) {
    UART_TX_EI_B;
    Co(O);
    r_buf_stat = INUSE;
                         e /* if the buffer is full, indicate it */
if (r_buf_stat == INUSE && in_fifo_r == out_fifo_r)
r_buf_stat = FULL;
             Enable_Uart_Int();
 Isr_Uart()
                                                                                                                                                                                                                                             HOUSE LITE A HOTESON
             int stat;
char c;
             outb(CH_B_CTL, 2); /# point to RR2 in 8274 #/
             switch(inb(CH_B_CTL) & Ox1C)( /* read 8274 interrupt vector and service it */
             case UART TX B:
                           if (r_buf_stat == EMPTY) {
    UART_TX_DI_B;
    RESET_TX_INT;
                                                                                                                    /* if fifo is empty disable transmitter */
                                                                                                                                   to rare is empty disable transmitter */
12077 = p419_brea
10 3ee 6Df grave siquinesbi | neet = 1 (6000 .4000 disp
                                        outb (CH_B_DAT, Fifo_R_Out());
                           break;
                                                                                                                                                                                                                                                                                                                     231421-56
```





```
/PCD/USR/CHUCK/CBRC/UAP. C
        outb(CH_B_CTL, 1); /* point to RR1 in 8274 */
stat = inb(CH_B_CTL);
outb(CH_B_CTL);
if (stat & 0x0010)
    case UART_RECV_ERR_B:
             Write("\nParity Error Detected\n");
         if (stat & 0x0020)
Write("\nDverrun Error Detected\n");
         if (stat & Ox0040)
Write("\nFraming Error Detected\n");
         break;
    case UART_RECV_B:
        c = inb(CH_B_DAT);
if (hs_stat == TRUE) {
   hs_stat = FALSE; /* Flag to terminate High Speed Transmit mode */
   break;
         if (local_echo)
                                 /* echo the char back to the terminal; could cause a transmit overrun if Tx interrupt is enabled */
             Co(c);
                                                                                 if (c == CTL_C)
tmstat = FALSE;
        else
Fifo_T_In(c);
         breaki
                                                      've prime the incerrupt of
    case EXT_STAT_INT_B:
         outb(CM_B_CTL, Ox10); /e reset external status interrupts */
    case EXT_STAT_INT_A:
         outb(CH_A_CTL, 0x10);
         break;
    default:
    EOI_80130_8274; to at assistant has retray depresent ASSS Seer #1 3431kg # 6,873_8_H51dml1daffee
    E01_8274;
3
Isr2()
    send_flag = TRUE;

outb(OxEA, 125);

outb(OxEA, 0x00); /* Timer 1 interrupts every .125 sec */

outb(OxEO, 0x62); /* EDI 80130 */
                                                                                                     231421-57
```



```
/PCO/USR/CHUCK/CSRC/UAP. C
Load_Lsap()
                                                                       Recv_Data_1();
                                              (;;) {
Read_Addr("\n\nEnter this Station's LSAP in Hex --> ", &ssap, 1);
if (!Add_Dsap_Address(ssap, Recv_Data_1)) {
    Write("\n\nError: LSAP Address must be one of the following:\n");
    Write("\n 2OH, 4OH, 6OH, 8OH, AOH, COH, EOH \n");
}
else break;
                                                                                                                                                                                                                        it specified the first state of the form of the first specified of the form of the first specified of the first sp
Load_Multicast()
                                              if ((Multi_AddrCO] & OxO1) == 0)
Write("\nSorry, the LSB of the Multicast Address must be 1\n");
else { if (!Add_Multicast_Address(&Multi_AddrCO]), {
Write("\n\nSorry, Multicast Address Table is full!\n");
                                                                                                                       breaks
                                                                                               else (
                                                                                                                      Write("\n\nWould you like to add another Multicast Address?");
Write(" (Y or N) --> ");
if (!Yes())
                                                                                                                                              breaki
                     >
>
  Remove_Multicast()
                      for (;;) (
Read_Addr("\nEnter the Multicast Address that you want to delete in Hex -->",

&Multi_Addr[0], ADD_LEN);
                                               if ((Multi_AddrCO) & OxO1) == 0)
Write("\nSorry, the LSB of the Multicast Address must be 1\n");
                                               write: "Indorry, the Los of the notities and the most set in the los of the notities and the loss of t
                                                                                                 else {
                                                                                                                       Write("\n\nWould you like to delete another Multicast Address?");
Write(" (Y or N) --> ");
if (!Yes())
                                                                                                                                             break;
                                             3
 3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              231421-58
```





```
/PCD/USR/CHUCK/CSRC/UAP. C
Print_Addresses()
      struct MAT *pmat;
     Write("\n This Stations Host Address is: ");
Write_Addr(&whoamitOJ. ADD_LEN);
Write _Addr(&whoamitOJ. ADD_LEN);
Write_Addr(&best_Addr(OJ. ADD_LEN);
Write("\n This Stations | SAS Address is: ");
Write("\n This Stations | SAS Address is: ");
      int
                      stat;
     write_Addrewest_AddrLOJ, ADD_LEN]
Write("\n This Stations LSAP Address is: ");
Write_Addr(&ssap, 1);
Write("\n The Address of the Destination LSAP is: ");
     Write_Addr(&dsap, 1);
stat = FALSE;
      for (pmat = &mat(O); pmat <= &mat(MULTI_ADDR_CNT - 1); pmat++)
if (pmat->stat == INUSE) {
stat = TRUE;
                                           break
           (stat) {
Write("\n The following Multicast Addresses are enabled: ");
for (pmat = &mat(O), pmat <= &mat(MULTI_ADDR_CNT - 1); pmat++)
    if (pmat->stat == INUSE) {
        Write_Addr(&pmat->addr[O], ADD_LEN);
        Write(" ");
}
      if (stat)
           Write("\n There are no Multicast Addresses enabled.\n"); ((lest[] %)
Init_DataLink()
     int
             stat;
      if ((stat = Init_Llc()) == PASSED)
            Write("\n\nPassed Diagnostic Self Tests\n\n\n");
                 Write("\n\nFailed: Self Test Diagnose Command\n");
          if(stat == FAILED_DIAGNOSE)
          if(stat == FAILED_LPBK_INTERNAL)
Write("\n\nFailed: Internal Loopback Self Test\n");
se
if(stat == FAILED_LPBK_EXTERNAL)
Write("\n\nFailed: External Loopback Self Test\n");
            if(stat == FAILED_LPBK_TRANSCEIVER)
Write("\n\nFailed: External Loopback Through Transceiver Self Test\n");
Init_Uap()
      outb(OxEO, Ox31);    /*initelize 80130 pic - ICW1 */
outb(OxE2, Ox20);    /* ICW2 */
                                                                                                                                         231421-59
```

```
/PCD/UBR/CHUCK/CSRC/UAP. C
        outh(0xE2, 0x10); /* ICM3 */
outh(0xE2, 0x0D); /* ICM4 */
outh(0xE2, 0x10); /* ICM6 */
outh(0xE2, 0xFF); /* mask all interrupts */
         outw(0xFF20, 0x0020); /* set 80186 vector base */
         /* Initialize the 80130 timers for Terminal Mode #/
         outb(OxEE, Ox34);
         outh(OxEB, OxBB);
outh(OxEB, OxOB); /* BYSTICK set for 1 msec */
         outh (OrFF. Or70)
         outh(OxFA, 125);
         outb(OxEA, OxOO); /* Timer 1 interrupts every .125 sec */
         /* Initialize the 8274 */
         /w initialize the 02/2 w/ outb (CH_B_CTL, 0x28); outb (CH_B_CTL, 0x30); outb (CH_B_CTL, 0x38); outb (CH_B_CTL, 0x38); outb (CH_B_CTL, 2); outb (CH
         outb(CH B CTL, 1); outb(CH B CTL, wrb[1] = 0x15);
outb(CH B CTL, 5); outb(CH B CTL, wrb[5] = 0xEA);
         Write("
                                           Write("
         Write("\n\n\n\n\n\n\n");
         Init DataLink();
         dher = FALSE
         monitor_flag = TRUE;
         Read Addr("\n\nEnter the Address of the Destination Node in Hex --> ",
                                                               &Dest_Addr[O], ADD_LEN);
         Read Addr("\n\nEnter the Destination Node's LSAP in Hex --> ", &dsap, 1);
         Write("\n\nDo you want to Load any Multicast Addresses? (Y or N) -->");
         if (Yes())
                 Load_Multicast();
         Print_Addresses();
Terminal_Mode() * Fall of rathed fast PA > (gall_brea (1 FXID_TUST > imp_fud (1 R) max 2) } {
    int frame_cnt, buf_cnt;
                      frame_cnt, buf_cnt;
: TBD *ptbd, *q, *begin_ptbd;
*pbuf, c;
         char
         Write("\n Would you like the local echo on? (Y or N)-->");
         if(Yes())
                                                                                                                                                                                                                231421-60
```



```
/PCD/USR/CHUCK/CSRC/UAP. C
        local_echo = TRUE;
    else
       local_echo = FALSE;
    Write("\n This program will now enter the terminal mode. \n\n");
    /* Initialize Fifo variables */
    out_fifo_t = in_fifo_t = out_fifo_r = in_fifo_r = 0;
t_buf_stat = EMPTY;    r_buf_stat = EMPTY;
                                              SUBSTITUTE CAUSE OF TEMPS I INCOMPAN DURY 120 Sec of
    Enable_Uart_Int();
    Enable_Timer_Int();
monitor_flag = FALSE;
tmstat = TRUE;
        iat = TRUE;
te (tmstat) {
for (frame_cnt = 0; frame_cnt < MAX_FRAME_SIZE; q = ptbd) {
    while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from the
    data link e/</pre>
    while (tmstat) {
                                                          date link #/
              buf_cnt = 0;
             if (frame_cnt == 0) ( /* if this is the first buffer, add on IEEE 802.2
                 begin_ptbd = ptbd; header information */
                  *pbuf++ = dsap;
*pbuf++ = ssap;
*pbuf++ = UI;
                  buf_cnt = 3;
             else q->link = Offset(ptbd); /* if this isn't the first buffer ...
             link the previous buffer with the new one */
/* fill up a data link xmit buffer from async transmit fifo */
             for ( ; buf_cnt < TBUF_SIZE && frame_cnt < MAX_FRAME_SIZE;

buf_cnt++, pbuf++, frame_cnt++) (
if (frame_cnt != 0 && send_flag)
                      breaki
                  while (t_buf_stat == EMPTY);  /* wait until fifo has data */
if ((c = *pbuf = Fifo_T_Out()) == CR) {
    ++buf_cnt; ++pbuf; ++frame_cnt;
             if (c == CR !! buf_cnt < TBUF_SIZE !! send_flag) { /* last buffer in list */
    ptbd->act_cnt = buf_cnt ! EOFBIT;
    send_flag = FALSE;
                  break
         while(!Send_Frame(begin_ptbd, &Dest_Addr[Ol)); /* keep trying until successful */
                                                                                                         231421-61
```





```
/PCD/USR/CHUCK/CSRC/UAP C
      Disable_Uart_Int();
Disable_Timer_Int();
monitor_flag = TRUE;
 struct TBD
                     *Build_Frame(cnt)
      u_short
                    cnt;
                           buf_cnt, frame_cnt, i;
      u short
      struct TBD
                           *ptbd, *q, *begin_ptbd;
      char
                          *pbuf;
     i = 0x20; frame_cnt = 0;
      for ( ; q = ptbd) {
           while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from the data link */
           pbuf = (char *) ptbd->buff_ptr; /* point to the buffer */
           if (frame_cnt == 0) ( /* if this is the first buffer, add on IEEE 802.2 193 = If the if header information */
                begin_ptbd = ptbd;
                *pbuf++ = dsap;
*pbuf++ = ssap;
*pbuf++ = UI;
buf_cnt = 3;
           #pourre = 01)
buf_cnt = 3;
}
else q->link = Offset(ptbd); /* if this isn't the first buffer
link the previous buffer with the new one */
/* fill up a data link xmit buffer with ASCII characters */
for (; buf_cnt < TBUF_SIZE && cnt > 0;
i++, buf_cnt++, pbuf++, cnt---, frame_cnt++) (
                #pbuf = i;
if (i > 0x7E)
    i = 0x1F;
           if (cnt == 0) { /* last buffer in list */
    ptbd->act_cnt = buf_cnt ! EOFBIT;
                break;
      return(begin_ptbd);
 Monitor_Mode()
      Write(" Do you want this station to transmit? (Your N) --> "); and a least soul also soul also
if (Yes())
                                                                                                                           231421-62
```

```
/PCD/LIGH /CHUCK /CGRC /LIAP C
         for (xmit = FALSE; xmit == FALSE; ) {
         Write("\n Enter the number of date bytes in the frame --> ");
         cnt = Read Int();
         if (cnt > 2045)
             Write ("\n Sorry, the number has to be less than 2046!\n");
         else
              xmit = TRUE;
    else xmit = FALSE;
    Write("\n Hit any key to exit Monitor Mode. \n\n");
Write(" # of Good
Write(" Frames
                          # of Good
                                         CRC
                                                                                     Receive\n");
                                                     Alianment
                                                                      No
                             Frames
                                         Errors
                                                      Errors
                                                                      Resource
                                                                                     Overrun\n");
Write(" Transmitted
                           Received
                                                                      Errors
                                                                                    Errors\n");
   /* "0123454789012345678901234567890123456789012345678901234567890123456789012345678
          11
                                             33
                             25
                                                                          57
                                          An angent and as could be take the same to the same in the
    for (i = 0; i < 79; i++) 
line[i] = 0x20;
line[79] = CR;
line[80] = '\0';
    while ((inb(CH_B_CTL) & 1) == 0) {
    for (i = 0; i < 72; i++)
        line[i] = 0x20;
         Write_Long_Int(good_xmit_cnt, 11);
         Write_Long_Int(good_xmit_cnt. 11;)
Write_Long_Int(recv_frame_cnt. 25);
Write_Short_Int(scb.crc_errs. 33);
Write_Short_Int(scb.aln_errs. 44);
Write_Short_Int(scb.aln_errs. 44);
Write_Short_Int(scb.aln_errs. 77);
Write_Short_Int(scb.ovr_errs. 71);
Write(Short_Int(scb.ovr_errs. 71);
Write(Short_Int(scb.ovr_errs. 71);
         if (xmit) {
              ptbd = Build_Frame(cnt);
              while(!Send_Frame(ptbd, &Dest_Addr[O]));
     i = Ci();
Hs_Xmit_Mode()
     struct TBD *ptbd;
     Write("\n Hit any key to exit High Speed Transmit Mode. \n\n");
    hs_stat = TRUE;
EOI_80130_8274;
     Enable_Uart_Int();
     /* Execute this loop until a recy char interrupt happends at Uart */
                                                                                                         231421-63
```

```
ile (hs_stat) {
   while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from
   the data link */

ptbd->act_cnt := EOFBIT; /* set the End Of Frame bit */
while(!Send_Frame(ptbd, &Dest_AddrEO])); /* Send Frame */
    while (hs_stat) {
   Disable_Uart_Int();
3
Print_Cnt()
    char ch[11], base, dwidth, width, i;
    unsigned long temp;
    : (dhex) {
        dwidth = 3;
         width = 4;
        base = 16:
    else {
        base = 10;
         dwidth = 10;
        width = 5:
    Write("\n\n Good frames transmitted ");
    for (i = 1; i <= 11 - dwidth; i++)

Co(SP);

Int To Ascisigood xmit_cnt, base, '', &ch[O], dwidth);
    tor : I = dwidth - I, i >= 0, i--)
Co(ch(1,1),
Write(" Qood frames received: ");
for (i = 1, i <= 15 - dwidth; 1:4)
Co(Ch(1,1))
    Int_To_Ascii(recv_frame_cnt, base, ' ', &chEUJ, dwidth);
for (i = dwidth - 1; i >= 0; i--)
Suickfill;
    Write("\n\n GRC errors received: ");
for (i = 1; i <= 15 - wiith: i++)
Co(SP);
    temp = scb.crc_errs;
Int_To_Ascii(temp, base, ' ', &ch[0], width);
*or (i = width - 1; i >= 0; i--)
   Int_To_Ascii(temp, base, ' ' GiniO], width);
for (i = width - 1: 1 >= 0; i--)
Cocketii:
        Colchrilli
       ite("\n\n Out of Resource frames: ");
     for (i = 1; i <= 12 - width; i++)
        Co(SP);
     temp = scb. rsc errs;
    Int_To_Ascii(temp, base ' , &ch[O], width);
                                                                                                 231421-64
```





```
/PCD /USR /CHUCK/UBRC/UAP. C
    Co(ch[i]);
    Co(chtil); Write(" Receiver overrun frames "), the same that the same transfer (i = 1; i <= 12 - width. 1++) Co(SP);
    Co(SP);

temp = SL. uvr_errs;

int_To_Ascii(temp, base, ' ', &ch[O], width);

for (i = width - 1; i >= 0; i--)

Co(ch[i]);

Write("\n\n 8256 Reset: ").
   tump = reset_cnt;
Int_To_Ascii(temp, base, ' '. &ch[O], width);
for (i = width - 1; i >= O; i--)
Co(chi]);
Write(" Transmit under run frames: ");
for (i = ); i = 11 - width; i++)
Co(SP);
    for (i = 1; i <= 23 | width; i++)
(c(SP):
    temp = underrun_cnt;
Int_To_Ascii(temp, base, ' ', &ch[O], width';
for (i = width - 1; i >= O; i--'
Co(ch[i]);
    CotchEil);
Write("\n\n Lost CR8: ");
for (i = 1; i <= 26 - width; i++)
CotSP);
   cotential;
write("\n\n Maximum retry: ");
for (i = 1; i <= 21 - width; i++)
Co(SP);</pre>
   Print_Help()
                                                 Write ("\n\n Commands are:\n\n");
Write (" T - Terminal Mode
                                                                                             231421-65
```



```
/PCD/USR/CHUCK/CSRC/UAP. C
                   Write (" X - Migh Speed Transmit Mode V - Change Transmit Statistics\n");
Write (" P - Print All Counters C - Clear All Counters\n");
Write (" A - Add a Multicast Address Z - Delete a Multicast Address\n");
Write (" S - Change the SSAP Address D - Change the DSAP Address\n");
Write (" R - Re-Initialize the Data Link B - Change the number Base\n");
                                                                                                                              Ger see of older meltenisses and to seemed all vereinfort transportations and contract and contr
Main()
                       Init_Uap();
                       Print_Help();
                       for (;;) {
Write ("\n\n Enter a command, type H for Help --> "); ac year command card and
                                              c = Read_Char();
                                               switch (Lower_Case(c)) {
                                                                 e'h':

Print_Help();

"" (- UN no YI T di egnede et edil nou bloed et edit not bloed et edit nou bloed
                                             case 'h':
                                                                 break: it <-- (M to Y) 5 Si opmans of oalf upp aloud at lamiced formats
                                              case 'm':
Monitor_Mode();
                                              break;
case 't':
                                                                   Terminal_Mode();
                                                                  break;
                                             case 'x':

Hs_Xmit_Mode();

break;
                                              case 'v':
    Write("\n Transmit Statistics are now ");
                                                                     if (flags.stat_on == 1)
Write("on.\n Would you like to change it ? (Y or N) --> ");
                                                                     else Write("off.\n Would you like to change it ? (Y or N) --> ");
                                                                              if (flags. stat_on == 1)
flags. stat_on = 0;
                                                                                      else flags. stat_on = 1;
                                                                  break;
                                              case 'p':
Print_Cnt();
                                                                breaki
                                               case 'c':
                                                                     Clear_Cnt();
                                              break;
case 'a':
Load_Multicast();
                                                                  break;
                                              case 'z':
    Remove_Multicast();
                                                                   break
                                               case 's':
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               231421-66
```





```
/PCD/USR/CHUCK/CSRC/UAP. C
                                            Delete_Dsap_Address(ssap);
Load_Lsap();
break;
e'd':
Read_Addr("\n\nEnter the Destination Node's LSAP in Hex --> ", &dsap, 1);
break;
e'n':
                                            breek;
e' (n')
Read_Addr("\n\nEnter the Address of the Destination Node in Hex --> ",
&Dest_Addr[O], ADD_LEN);
                              case 'n':
                                              break
                                              Print_Addresses();
                                              break
                               case 'T':
                                              Software_Reset();
                                             Init_DataLink())
Add_Dsap_Address(ssap, Recv_Data_1);- gisd tol H sdas .hosmooy s recol month accomb break;
break;
b'':

'b'':

                              break:
                                              Write("\n The current base is ");
                                               if (dhex == TRUE)
                                                if (dhex === TRUE)

Write("Hex.\n Would you like to change it ? (Y or N) --> ");

else

Write("Decimel.\n Would you like to change it ? (Y or N) --> ");
                                               if (Yes()) {
  if (dhex == TRUE)
                                                                            dhex = FALSE;
                                                              else dhex = TRUE;
                              default:
                                               Write ("\n Unknown command\n");
                                                                                                                un command () .

LL " wurd are addicated finement of "lating" (i == no_fate again) %


LL " n == (N no V) % at again as extraor block of no "lating")
                                               break;
             >
                                                                                                                                                                                                                                                                                            3 (1) 12 231421-67
                                                                                                                                                                                                                                                            10 = no fete spalt
```




```
/PCD/USR/CHUCK/CSRC/ASSY. ASM
name c_assy_support
stack segment stack 'stack'
stktop label word
stack ends
DLD_DATA
extrn SEGMT_: word
                        segment public 'DATA'
                                         ; data segment address
DLD_DATA
DLD_DATA

UAP_DATA segment public 'DATA'
UAP_DATA ends
DLD_CODE
UAP_CODE segment public 'CODE' extrn Isr_Uart_:far, Isr2_:far, Main_:far uap_code ends
                segment public 'CODE'
DQ_CODE
        public inw_, outw_, init_intv_, enable_, disable_, Build_Ptr_,
public Offset_, begin, inb_, outb_
                [BP + 6]
                [BP + 81
arg2
        equ
        assume CS: DG_CODE
        assume DS: DLD_DATA
        initialization program for the 82586 data link driver
; -
begin:
         sti
                 ax, DLD_DATA ; get base of dgroup and
        mov
         mov
                 SEGMT, ax ; pass the segment value to the c program
                 ds, ax
         mov
         call Main_
                                  ; go to the c program
         hlt
                far
BP
BP, SP
DX
        proc
inb_
         mov
         push
         mov
                 DX, arg1
                 AL, DX
         in
         pop
                SP, BP
                                                                                                231421-68
```











AX

serve_int1_isr endp
enable_ proc far
st1



```
enable_ endp
     disable_cli
                                         proc
                                                            far
      disable_
                                          endp
     init_intv_
push
                                                            far
                                          DTOC
                       push
                                         AX
                                          AX. AX
                       XOT
                                         DS. AX
                       mov
                       ; Interrupt types for the 186/51 COMMputer
                                        DS:word ptr 80h. offset serve_int_8274
DS:word ptr 82h. DG_CODE
DS:word ptr 84h. offset serve_int1_isr
                                                                                                                                                    ; int O
                       mov
                       mov
                                       DS:word ptr B4h. offset serve_int1_isr
DB:word ptr B6h. DG_CODE
DB:word ptr B8h. offset serve_int2_isr
DB:word ptr B8h. DG_CODE
DB:word ptr B6h. offset serve_int_isr
DB:word ptr B6h. DG_CODE
DB:word ptr 90h. offset serve_int_timeout
DB:word ptr 92h. DG_CODE
DB:word ptr 94h. offset serve_int5_isr
DB:word ptr 94h. DG_CODE
DB:word ptr 98h. offset serve_int6_isr
DB:word ptr 98h. offset serve_int6_isr
DB:word ptr 96h. DG_CODE
DB:word ptr 97ch. offset serve_int7_isr
DB:word ptr 97ch. DG_CODE
                                                                                                                                                    ; int 1
BOT TO MOV
                                                                                                                                                    ; int 2
                       mov
                       mov
                                                                                                                                                    ; int 3
                       mov
                       mov
                                                                                                                                                    ; int 4
                       mov
                                                                                                                                                    ; int 5
                       mov
                       mov
                                                                                                                                                    ; int 6
                       mov
                                                                                                                                                   i int 7
                       mov
                       mov
                                         AX
DS
                       pop
                       pop
      init_intv_
                                         endp
      DG_CODE ends
                                                                             begin, ds: dld_data, ss: stack: stktop
                                                                                                                                                                                                              231421-74
```

with the Intel 82586



APPLICATION NOTE

AP-274

3002 pg 458 998 800 November 1986

Implementing Ethernet/Cheapernet with the Intel 82586

KIYOSHI NISHIDE APPLICATIONS ENGINEER



up to 50 meters in length. The transceive SP or up

Intel's three VLSI chip set, the 82586, 82501, and 82502, is a complete solution for IEEE 802.3 10M bps LAN standards-10BASE5 (Ethernet) and 10BASE2 (Cheapernet). The 82586 is an intelligent peripheral which completely manages the processes of transmitting and receiving frames over a network under the CSMS/CD protocol. The 82586 with its on-chip four DMA channels offloads the host CPU of the tasks related to managing communication activities. The chip, for example, does not depend on the host CPU for time critical functions, such as transmissions/retransmissions and receptions of frames. The 82501 is a 10 MHz serial interface chip specially designed for the 82586. The primary function of the 82501 is to perform Manchester encoding/decoding, provide 10 MHz transmit and receive clocks to the 82586, and drive the transceiver (AUI) cable in Ethernet applications. In addition, the 82501 provides a loopback function and on-chip watchdog timer. The 82502 is a CMOS transceiver chip. The 82502 is the chip which actually drives the coaxial cable used for Ethernet or Cheapernet.

This Ap Note presents a design example of a simple but general Ethernet/Cheapernet board based on the three chip set. The board is called LANHIB (LAN High Integration Board) and uses an 80186 microprocessor as the host CPU. The LANHIB is an independent single board computer and requires only a power supply and ASCII terminal. Demo software, called TSMS (Traffic Simulator and Monitor Station) is also included in this Ap Note. The TSMS program is a network debugger and exercise tool used to exercise the 82586. In addition, flowcharts for troubleshooting are provided in order to minimize debugging time of the LANHIB board.

A brief overview of the CSMA/CD protocol is described in Section 2. Ethernet and Cheapernet are also compared in this section.

Section 3 discusses hardware of the LANHIB in detail. This section should be helpful not only to understand the LANHIB, but also to learn in general how a system based on the three chip set can be put together. Since the 82502 involves analog circuitry, an explanation on proper layout is provided.

Demo software is presented in Section 4.0. It covers EPROM programming procedures and three sample sessions. Step by step operations at a terminal are illustrated in the figures.

Section 5 describes LANHIB troubleshooting procedures. Flowcharts are used to guide troubleshooting.

Complete LANHIB schematics and parts list are found in Appendix A. If a LANHIB is to be built, the schematics and Section 5 can be submitted to an available wire wrap facility. In parallel to board construction, Sections 3 and 4 can be studied. A factory wire wrap board for the LANHIB is offered at a discount price by Augat Corporation. Please return the enclosed card for more information.

Listing of the TSMS program and LANHIB Initialization Routine are in Appendix B. The source codes and related files are available on a diskette by returning the card enclosed in this design kit or through Insite (Intel's Software Index and Technology Exchange Library).

2.0 ETHERNET/CHEAPERNET OVERVIEW

2.1 CSMA/CD

Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a simple and efficient means of determining how a station transmits information over common medium that is shared with other stations. CSMA/CD is the access method defined by the IEEE 802.3 standard.

Carrier Sense (CS) means that any station wishing to transmit "listens" first. When the channel is busy (i.e., some other station is transmitting) the station waits (defers) until the channel is clear before transmitting ("listen before talk").

Multiple Access (MA) means that any stations wishing to transmit can do so. No central controller is needed to decide who is able to transmit and in what order.

Collision Detection (CD) means that when the channel is idle (no other station is transmitting) a station can start transmitting. It is, however, possible for two or more stations to start transmitting simultaneously causing a "collision". In the event of a collision, the transmitting stations will continue transmitting for a fixed time to ensure that all transmitting stations detect the collision. This is known as jamming. After the jam, the stations stop transmitting and wait a random period of time before retrying. The range of random wait times increases with the number of successive collisions such that collisions can be resolved even if a large number of stations are colliding.

There are three significant advantages to the CSMA/CD protocol. The first and foremost is that CSMA/CD is a proven technology. One CSMA/CD network, Ethernet, has been used by Xerox since 1975. Ethernet is so well understood and accepted that IEEE adopted



it (with minor changes) as the IEEE 802.3 10Base5 (10 Mbps, Baseband, 500 meters per segment) standard. Reliability is the second advantage to the 802.3 protocol. This media access method enables the network to operate without central control or switching. Thus, if a single station malfunctions, the rest of the network can continue operation. Finally, since CSMA/CD networks are passive and distributed in nature, they allow for easy expansion. New nodes can be added at any time without reinitializing the entire network.

2.2 Ethernet and Cheapernet

The IEEE 802.3 Type 10BASE5 standard (Ethernet) has gained wide acceptance by both large and small corporations as a high speed (10 Mbps) Local Area Network. The Ethernet channel is a low noise, shielded 50Ω coaxial cable over which information is transmitted at 10 million bits per second. Each segment of cable can be up to 500 meters in length and can be connected to longer network lengths using repeaters. Repeaters regenerate the signal from one cable segment onto another. At each end of a cable segment a terminator is attached. This passive device provides the proper electrical termination to eliminate reflections. The transceiver transmits and receives signals on the coaxial cable. In addition, it isolates the node from the channel so that a failure within the node will not affect the rest of the network. The transceiver is also responsible for detecting collisions—simultaneous transmissions by two or more stations. Ethernet transceivers are connected to the network coaxial cable using a simple tap, and to the station it serves via the transceiver cable which can be

TYPE 10BASE5 (ETHERNET)

TYPE 10BASE2 (CHEAPERNET)

TYPE 1BASE5 (STARLAN)

292010-1

Figure 1. Different Implementations of IEEE 802.3 (Note: "10BASE5", for example, implies 10 Mbps, Baseband, and 500 meters span.)

up to 50 meters in length. The transceiver cable is made of four individually shielded twisted pairs of wires. An Ethernet interface at a computer (DTE), which includes a serial interface and data link controller, provides the connection to the user or server station. It also performs frame manipulation, addressing, detecting transmission errors, network link management, and encoding and decoding of the data to and from the transceiver.

The IEEE 802.3 Type 10BASE2 (Cheapernet) has the same functional and electrical specifications as Type 10BASE5 (Ethernet) with only two exceptions in physical (or rather mechanical) characteristics. Cheapernet is as shown in Figure 1 just a different implementation of the IEEE standard. Ethernet and Cheapernet are both 10 million bits/second CSMA/CD LANs and use the identical network parameters, such as slot time = 51.2 µs. Ethernet and Cheapernet can, therefore, be built by the same VLSI components with the same software (Figure 2).

The two physical differences attribute to the cost reduction purpose of Cheapernet—cheaper implementation of Ethernet. First, the cable used in Cheapernet may be a lower cost 50Ω coaxial cable than the one for Ethernet. The most common coaxial cable for Cheapernet is RG58 which cost about \$0.15/ft. A typical Ethernet cable costs about \$0.83/ft.

Second, the transceiver is integrated into the DTE in Cheapernet. The coaxial cable physically comes to the DTE, connects to the transceiver within the DTE, and goes to the next DTE (see Figure 3). The kind of connector used at the DTE is an off-the-shelf BNC "T" connector. Topology is, therefore, a simple daisy chaining. This cabling scheme contributes to further cost reduction due to omission of the Transceiver (AUI) Cable, cheaper connectors, and easier installation. The Ethernet transceiver cable costs about \$1.49/ft. More flexible thin coaxial cables and familiar BNC "T" connectors are making Cheapernet a user installable Ethernet compatible network.




Figure 2. 82586/82501/82502 in Ethernet and Cheapernet




Figure 3. Ethernet Cabling vs Cheapernet Cabling

Table !	1 Differences	hotwoon	Ethornot	and Cheapernet	

DOAK CABLE TRANSCEIVER	Ethernet (10BASE5)	Cheapernet (10BASE2)					
Data Rate	10 M bits/sec.	10 M bits/sec.					
Baseband or Broadband	Baseband (Manchester)	Baseband (Manchester)					
Cable Length per Segment	500m	185m					
Nodes per Segment	100	30					
Node Spacing	2.5m	0.5m					
Cable Type	0.4 in diameter 50Ω Double Shielded example: Ethernet Coax.	0.2 in diameter 50Ω Single or Double Shielded example: RG 58 A/U or RG 58 C/U					
Transceiver Cable	Yes, up to 50m	No, not needed					
Capacitance per node	4 pF	8 pF					
Typical Connector	Clamp-on Tap Connector or Type N Plug Connector	BNC Female Connector					

Because of the lower quality cables and connectors used in Cheapernet, there are some drawbacks. The maximum distance for one Cheapernet cable segment is only 185m (600 feet), as compared to 500m (1640 feet) for Ethernet. The maximum number of nodes allowed for one Cheapernet cable segment is 30. Ethernet on the other hand allows a maximum of 100 nodes per segment. A BNC "T" connector used in Cheapernet introduces more electrical discontinuity on the transmission line than the clamp-on tap connector widely used for Ethernet. The maximum capacitance load allowed at a

Cheapernet connection is 8 pF, while it is 4 pF for Ethernet. These differences are summarized in Table 1.0.

Since Ethernet and Cheapernet share the same functional and electrical characteristics, both may be mixed in a network as shown in Figure 4. In this hybrid Ethernet/Cheapernet network, it is important to keep the network propagation delay within 46.4 µs. The network may be expanded as required within this round trip propagation delay limit. Ethernet, for example, may serve as a backbone for Cheapernet in a hybrid Ethernet/Cheapernet network.





Figure 4. Ethernet/Cheapernet Hybrid Network





3.0 ETHERNET/CHEAPERNET NODE DESIGN

Details on LAN High Integration Board (LANHIB) design are presented in this section. The LANHIB is an 82586/80186 shared bus board and can be configured to Ethernet or Cheapernet. The 82586 is used in minimum mode to reduce chip count.

The reader is advised to refer to the 80186, 82586, 82501, and 82502 data sheets. Basic understanding of the 80186 microprocessor is assumed. Figure 5 shows the block diagram of the LANHIB. Schematics are in Appendix A.

3.1 82586 (Min Mode) Interface to the 80186

The 82586 can be placed in minimum mode by strapping the MN/\overline{MX} pin to V_{CC} . In the minimum mode, the chip directly provides all bus control signals—ALE, \overline{RD} , \overline{WR} , $\overline{DT/R}$, and \overline{DEN} , saving the 8288 Bus Controller. The 80186, which is the only other bus master on the shared bus, also generates these bus control signals directly. The HOLDs and HLDAs of these two chips are connected together so that only one of the two bus masters can exclusively drive the bus at a time under the HOLD/HLDA protocol. Except for the ALE, all bus signals including address and data lines float when the chip does not have control of the bus. In this design example, \overline{RDs} , \overline{WRs} , $\overline{DT/R}$ and \overline{DEN} from the two chips are connected together respectively. ALEs

from the two chips are connected to an OR-gate to generate a system ALE. Multiplexed address data lines AD0-AD15 and address lines A15-A19 of the two chips are also connected line by line correspondingly.

3.2 82586 Address Latch Interface

Figure 6 shows the timing of the address signals with respect to the ALE signal. The ALE of the 82586 is OR-ed with the ALE of the 80186 and the result is connected to the latch enable inputs of Octal Transceiver Latches. The latches transfer the input data to the output as long as the latch enable is high, and captures the input data into the latch when the latch enable goes low. In this timing diagram, the setup and hold times of the input data (82586 address) required by the address latch can be verified. Estimating 7 ns of propagation delay in the 74S32, the setup time is T38 + 7, which is 32 ns at 8 MHz. The hold time for A19 is shorter than the other address lines because it is valid only during T1. The hold time for the A19 is T4 - T36 - 7, which is 3 ns. The hold time for the other address lines is T39 - 7, which is 38 ns. In this design, a 74F373 was chosen to latch address lines A16-A19 and two 74LS373s were used to latch address lines AD0-AD15. Required setup and hold times of the 74F and 74LS 373s are summerized in Table 2.

Note that address lines A16-A18 and \overline{BHE} of the 82586 are not really needed to be latched. These lines stay valid for an entire memory cycle.




Figure 6. 82586 Address Timing

Table 2. 74F and 74LS Data Setup and Hold Time Specifications at 25°C

		74F373			Unit		
and the second	Min	Nom	Max	Min	Nom	Max	
Data Setup Time	2↓	No. of Contract of		5↓	1		ns
Data Hold Time	3↓			20 1	20-1-1-2		ns

3.3 80186 Address Latch Interface

The address latch used by the 82586 is shared by the 80186. Figure 7 shows the 80186 address line timing with respect to the ALE. Again estimating 7 ns delay in the 74832, the setup time for the latch is TAVAL + 7 and the hold time is TLLAX - 7. These are 37 ns and 23 ns respectively at 8 MHz. Comparing to the required values shown in Table 2, it is quite obvious that the setup and hold times of the latch are met by wide margins. Note that the 80186's address lines A16-A18 and $\overline{\rm BHE}$ are not valid for an entire memory cycle; therefore, they have to be latched.

3.4 82586 Memory Interface

The 74LS373 has a delay of 18 ns for input data to reach the output assuming the latch enable is high. A

demultiplexed valid address (output of the address latch), therefore, becomes available after T29 + 18 measuring from the beginning of T1 (Figure 8). The demultiplexed address remains valid until the ALE of the next memory access becomes active. Upper address lines, A14 through A20, are connected to a 16L8 PAL, which provides address decode logic for all memory devices. The PAL truth table is in Appendix A. The PAL has a maximum of 35 ns propagation delay, so chip selects will become active after 55 + 18 + 35 ns (max.) from the beginning of T1 as indicated in Figure 8. Since address decode logic is implemented by a PAL, any memory expansion would only require a reprogramming of this PAL.

Two 74LS245 bus transceiver chips are controlled by the DT/\overline{R} and \overline{DEN} . Output enable and disable times of the 74LS245 are 40 and 25 ns respectively. The maximum propagation delay when the output enable is active is 12 ns.




Figure 7. 80186 Address Timing





Figure 8. 82586 Memory Interface Timing



Address access time is $3 \times T1 - T29 - 18 - T8 - 12 + n \times T1$, where n is the number of wait states. For 0 wait states operation at 8 MHz, it is 270 ns minimum. Chip select access time is $3 \times T1 - T29 - 18 - T8 - 12 + n \times T1 - 35$, which is 235 ns for 0 wait state operation. Command access time for a read cycle is $2 \times T1 - T40 - T8 - 12 + n \times T1$, which is 123 ns. Address setup time for a write cycle is T1 - T29 - 18 + T23, which is 52 ns minimum.

To meet these timing requirements, 2764-20s must be used for ROM. Static RAM chips, HM6264P-15, offer very wide timing margins and were selected for this design.

3.5 80186 Memory Interface

Figure 9 shows the timing of the 80186 memory interface. By comparing this figure to Figure 7, it is easy to notice that the 80186 offers a little faster bus interface. For example, TCLRL which is equivalent to T40 (0 to 95 ns) of the 82586 is specified as 10 to 70 ns. Since the memory choice satisfies the 82586 memory timing parameters, it also satisfies the 80186 memory timing parameters.

3.6 Memory Map

With 2764-20 EPROMs and 6264P-15 SRAMs, this board has 32 K bytes of ROM space and 16 K bytes of RAM space. Memory map is given in Figure 10. If 27128-20 EPROMs are used, the ROM space becomes 64 K bytes.

3.7 80186 I/O Interface

3.7.1 82586 CHANNEL ATTENTION GENERATION

The active low Peripheral Chip Select 0 (PCSO) was used to generate a channel attention (CA) signal to the 82586. This way of CA generation satisfies the requirement that the width of a CA which must be wider than a clock period of the system clock.

3.7.2 82586 HARDWARE RESET PORT

PCS1 of the 80186 will reset the 82586 if any I/O command is executed using this I/O chip select.

3.7.3 82530 INTERFACE

82530 interface to the 80186 was derived from the design example presented in the 82530 SCC-80186 Interface Ap Brief. This document is attached to this Ap Note as Appendix C.




Figure 10. LANHIB Memory Map

3.7.4 82501 LOOPBACK CONFIGURATION PORT

A 74LS74 D-type flip flop was used for this port. On power up, it configures the 82501 to Non-Loopback mode by providing a high level to pin 3 (LOOPBACK). The chip select is generated from the 80186's PCS2 and the sychronized WR command of the 82530 interface. The least significant bit of I/O output data becomes the state of the 82501's pin 3.

3.7.5 ON-BOARD INDIVIDUAL ADDRESS PORT

To provide the 82586 a hardware configured host address, a 32x8 ROM is connected to the bus. The chip select for this ROM is generated from the 80186's PCS3, so that the address for the ROM is mapped into the I/O space. Six or two (IEEE 802.3 specified address lengths) consecutive I/O reads starting from the lowest address of ROM will transfer the board address stored in the ROM to an IA-Setup command block of the 82586.

3.8 82586 Ready Signal Generation

82586 asynchronous ready (ARDY) signal is generated from a shift register. The shift register provides the 82586 a "normally ready" signal. When a wait state is needed, the ready signal is dropped to the low state. As shown in Table 3, the 82586 can be programmed to have 0 to 8 wait states by setting the DIP switch properly. Even though the on-board memory devices are



Table	3. DIP	Switch	Settings	for Various
Itie pr	lumbe	rs of 82	586 Wait	States

	Dip	Sw	itc	h Se	etti	ng		Number of Wait States
7								the 82586 Inserts
1	1	.990	1	90	1	1	1	oring down oe network of
1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	0	0	A I Mil resistor connects
1	1	1	1	1	0	0	0	matic dische ge path. I
1	1	1	1	0	0	0	0	hould also ! Arve an effect!
								d berimper 2.5 trowten a n
17	1	0	0	0	0	0	0	icer AM I 61 of Islance
1	0	0	0	0	0	0	0	7 alangi
0	0	0	0	0	0	0	0	8

1 = Switch Open MOITAFACIEMOO TUOVALI & GT &

0 = Switch Closed

fast enough for 0 wait states operation, this programmable wait state capability was added so that the effect of wait states on the 82586 performance could be evaluated.

3.9 82501 Circuits

Since the 82501 is designed to work with the 82586, no interfacing circuits are required.

The transceiver cable side of the 82501 requires some passive components. The receive and collision differential inputs must be terminated by $78\Omega \pm 5\%$ resistors. Common mode voltages on these differential inputs are established internally. $240\Omega \pm 5\%$ pull down resistors must be connected on the TRMT and \overline{TRMT} output pins.

A 0.022 μ F \pm 10% capacitor connected between pin 1 and 2 of the 82501 is for the analog phase-locked loop.

Connected between the X1 and X2 pins is a 20 MHz parallel resonant quartz crystal (antiresonant with 20 pF load fundamental mode). An internal divide-by-two counter generates the 10 MHz clock. Since both Ethernet and Cheapernet tolerate an error of only $\pm 0.01\%$ in bit rate, a high quality crystal is recommended. The accuracy of a crystal should be equal to or better than $\pm 0.002\%$ @ 25°C and $\pm 0.005\%$ for 0–70°C. A 30–35 pF capacitor is connected from each crystal pin (X1 and X2) to ground in order to adjust effective capacitance load for the crystal, which should be about 20 pF including stray capacitance.

3.10 82502 Circuits

3.10.1 ISOLATION AND POWER REQUIREMENTS

The IEEE 802.3 standard requires an electrical isolation within the transceiver (MAU). Cheapernet

(10BASE2) requires the isolation means to withstand 500V ac, rms for one minute. Ethernet (10BASE5) requires 250 Vrms. This electrical isolation is normally accomplished by transformer coupling of each signal pair. The kind of transformers recommended for the 82502 are the pulse transformers which have a 1:1 turn ratio and at least 50 microhenry inductance. PE64102 and PE64107 manufactured by Pulse Engineering are found to be good selections for this purpose. The PE 64102 offers 500 Vrms isolation. The PE64107 offers 2000 Vrms isolation. Both products provide three transformers in one package. Even though the current Type 10BASE5 specification requires only 250 Vrms, it is very common to have a higher isolation, at least 500 Vrms, in transceivers.

The standard specifies the voltage input level and maximum current allowed on the power pair of the transceiver cable. The voltage level may be between +11.28V dc and +15.75V dc. The maximum current is limited to 500 mA. Since the 82502 requires + 10V $\pm 10\%$ and $+5V \pm 10\%$ as power, there has to be a DC/DC converter. In addition the DC/DC converter must be isolated due to the requirement described above. The DC/DC converter should be able to supply about 100 mA on the +10V line and 60 mA on the 5V line. The efficiency required in the converter is, therefore, $((11V \times 100 \text{ mA} + 5.5V \times 60 \text{ mA}) / ((11.28V))$ $-0.5A \times 4\Omega$) \times 500 mA)) \times 100 = 31% worst case. 4Ω is the maximum round trip resistance the power pair may have. 82502's CMOS process is the major contributor to this low DC/DC efficiency requirement.

Since the DC/DC converter has an isolation transformer inside, the output voltages are all floating voltages. The 0V output of the converter, for example, has no voltage relationship with the DTE's ground. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the 0V output of the DC/DC converter which is the 82502's ground (reference voltage).

Both Pulse Engineering and Reliability Incorporated produce DC/DC converters that meet the 82502's requirements. The Pulse Engineering's part number is PE64369 (enclosed in this design kit). The device measures about 1.5" x 1.5" x 0.5" and provides 2000 Vrms breakdown. The Reliability's part number is 2E12R10-5. Preliminary data sheets are available from Reliability.

3.10.2 OTHER PASSIVE AND ACTIVE DEVICES FOR THE 82502

A $78\Omega \pm 5\%$ resistor is required to terminate the transmit pair of the Transceiver cable. The chip has an internal circuit that establishes a common mode voltage, thus no voltage divider is required. The receive and collision pair drivers need pull up resistors. A 43.2 $\pm 1\%$ resistor must be connected from each output pin to $\pm 5\text{V}$.



A $2430 \pm 0.5\%$ precision resistor is required on the REXT pin to the ground. The accuracy of this resistor is very important since this resistor is a part of current and voltage reference circuits in the analog sections of the 82502.

Grounding the HBD (Heartbeat Disable) pin will allow the chip to perform Signal Quality Error check (Heartbeat) as required by the IEEE 802.3. The chip will transmit the collision presence signal after each transmission during Interframe Spacing (IFS) time. In a repeater application, this feature is disabled (HBD = +5V).

Diodes connected on the CXTD pin are to reduce the capacitive loading onto the coaxial cable. One diode is sufficient, but two will provide a protection in case one burns out (Short Circuit). The diode should have about 2 pF shunt capacitance at Vd = 0V and be able to handle at least 100 mA when biased in forward direction. A few candidates are 1N5282, 1N3600, and 1N4150.

A 100Ω fusible resistor connected on the CXRD pin is purely for protection. It is there as a fuse, not as a resistor. The 82502 works without this resistor. The IEEE 802.3, however, states that "component failures within the MAU (Media Attachment Unit or Transceiver) electronics should not prevent communication

among other MAUs on the coaxial cable." It is recommending a transceiver design that minimizes the probability of total network failure. The fusible resistor will provide an open circuit in an event of excess current. A short circuit from the CXRD pin to ground will not bring down the network due to the blown fuse.

A 1 M Ω resistor connected between the coaxial cable shield and the Transceiver cable shield will provide a static discharge path. The Ethernet coaxial cable should also have an effective earth ground at one point in a network as required by the standard. A 0.01 μ F in parallel to the 1 M Ω resistor provides ground for RF signals.

3.10.3 LAYOUT CONSIDERATION FOR THE

It is strongly recommended that the board have a special ground plane for the 82502 (see Figure 11). The 0V (reference) output of the isolated DC/DC converter should be connected to the ground plane. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the ground plane with minimum lead wires.

There should be a 0.22 μ F capacitor connected between the coaxial cable shield and ground. The signal path from the coax. shield through the 0.22 μ F capacitor to




Figure 11. Ground Plane for the 82502



the ground should be kept as short as possible—leads of the 0.22 μF capacitor should be as short as possible.

The path length from the CXTD pin through two diodes to the center conductor of the coax should also be minimized.

These are recommendations which will produce a more reliable circuit if followed carefully. Remember that the 82502 has analog circuits in it.

4.0 DEMONSTRATION SOFTWARE

The demonstration software included in this Ap Note is called "Traffic Simulator and Monitor Station" (TSMS) program. The TSMS program is written in PL/M and has the following features:

- 1. Programmable network load generation
- 2. Network statistical monitoring capabilities
- 3. Interactive command execution of all 82586 commands
- 4. Interactive buffer monitoring

The environment created with the TSMS program was found to be very useful for network debugging and other individual station's hardware and software debugging. The TSMS software listing is found in Appendix B.

sement body to reduce NOTE: A sement bood to 4

The 82586 Date Link Driver presented in AP Note 235 also runs on the LANHIB. Please refer to the Ap Note for detailed operations of the software.

4.1 Programming PROMs to Run the TSMS Program

By returning the card enclosed in this kit or by contacting Insite, the TSMS program and related batch files can be obtained on a diskette. TSMS related files that are on the diskette are:

READ.ME
TSMS.PLM
IO.PLM
INI186.PLM
LANHIB.BAT
SBC.BAT
IUPHIB.BAT
IUPSBC.BAT
HI.BYT
LO.BYT
ROM.BAT

The READ.ME file contains instructions for programming PROMs. HI.BYT and LO.BYT are the files which can be downloaded to PROMs directly. These files are already configured for the LANHIB. The

batch file ROM.BAT invokes the Intel PROM Programming Software (iPPS) under the DOS operation system and programs two 2764 EPROMs. The Intel Universal Programmer must be placed in ON-LINE mode.

Other files contained in the diskette are for compiling and locating the original TSMS program. Using these files, the original TSMS program can be changed or can be compiled for an iSBC 186/51. 'TSMS.PLM' is the original TSMS source program. 'IO.PLM' contains the IO driver needed when the TSMS program is run on the iSBC 186/51. INI186.PLM is the LANHIB initialization routine. LANHIB.BAT is the batch file that compiles, links, and locates the TSMS program and the LANHIB initialization routine. SBC.BAT compiles, links, and locates the TSMS program and the IO driver for the iSBC 186/51. IUPHIB.BAT programs two 2764s for the LANHIB. IUPSBC.BAT programs two 2764s for the iSBC 186/51.

Therefore, if the TSMS program is to be run on the LANHIB (Demo board), steps required are:

- 1. C:>LANHIB
- 2. C:>IUPHIB

If the TSMS program is to be run on the iSBC 186/51, steps required are:

- 1. C:>SBC
- 2. C:>IUPSBC

4.2 Capabilities and Limits of the TSMS Program

The TSMS program initializes the LANHIB Ethernet/Cheapernet station by executing 82586's Diagnose, Configure, IA-Setup, and MC-Setup commands. The program asks a series of questions in order to set up a linked list of these 82586 commands. After initialization is completed, the program automatically starts the 82586's Receive Unit (monitoring capability). Transmissions are optional (traffic simulation capability).

The TSMS program has two modes of operation: Continuous mode and Interactive Command Execution mode. The program automatically gets into the Continuous mode after initialization. The Interactive Command Execution mode can be entered from the Continuous mode. Once entered in the Continuous mode, the software uses the format shown in Figure 12 to display information. Detailed description of each of these fields is as follows:

Host Address: host (station) address used in the most recently prepared IA-Setup command. The software simply writes the address stored in the IA-Setup command block with its least significant bit being in the most right position. Note that if the IA-Setup com-



****** Station Co	onfiguration *********	*****
Host Address: 00 AA 00 00 18 6D Multicast Address(es): No Multicast Address: FF	dresses Defined FF FF 159.4 microseconds station: 35.7 %	
****** Station A	Activities **********	*****
# of Good # of Good CRC Frames Frames Errors Transmitted Received 10130 0 0	Alignment No Resource Errors 0	Receive Overrun Errors 0 292010-14

Figure 12. Continuous Mode Display

mand was just set up and not executed, the address displayed in this field may not be the address stored in the 82586.

Multicast Address(es): multicast addresses used in the most recently prepared MC-Setup command. As in the case of host address, the software simply writes the addresses stored in the MC-Setup command block. Note that if the MC-Setup command was just set up and not executed, the addresses displayed in this field may not be the addresses stored in the 82586.

Destination Address: destination address stored in the transmit command block if AL-LOC=0. If AL-LOC=1, destination address is picked up from the transmit buffer. The least significant bit is in the most right position.

Frame Length: transmit frame byte count including destination address, source address, length, data, and CRC field.

Time Interval Between Transmit Frames: approximate time interval obtainable between transmit frames (Figure 13). The number is correct if there are no other stations transmitting on the network.

Network Percent Load Generated by This Station: approximate network percent load that is generated by this station (Figure 13). The number is correct if there are no other stations transmitting on the network.

Transmit Frame Terminal Count: number of frames this station will transmit before it stops network traffic load generation. If this station is transmitting indefinitely, this field will be 'Not Defined'.

82586 Configuration Block: configuration parameters used in the most recently prepared Configure command. As in the case of IA-Setup command, the soft-

ware simply writes the parameters from the Configure command block. The least significant byte (FIFO Limit) of the configuration parameters is printed in the most left position.

- # of Good Frames Transmitted: number of good frames transmitted. This is a snap shot of the 32-bit transmit frame counter. It is incremented only when both C and OK bits of the transmit command status are set after an execution. The counter is 32-bit wide.
- # of Good Frames Received: number of good frames received. This is a snap shot of the 32-bit receive frame counter. It is incremented only when both C and OK bits of a receive frame descriptor status are set after a reception. The counter is 32-bit wide.

CRC Errors: number of frames that had a CRC error. This is a snap shot of the 16-bit CRC counter maintained by the 82586 in the SCB.

Alignment Errors: number of frames that had an alignment error. This is a snap shot of the 16-bit alignment counter maintained by the 82586 in the SCB.

No Resource Errors: number of frames that had a no resource error. This is a snap shot of the 16-bit no resource counter maintained by the 82586 in the SCB.

Receive Overrun Errors: number of frames that had a receive overrun error. This is a snap shot of the 16-bit receive overrun error counter maintained by the 82586 in the SCB.

If the station is actively transmitting, # of good frames transmitted should be incrementing. If the station is actively receiving frames, # of good frames received should be incrementing. In this continuous mode, a user can see the activities of the network.




Figure 13. Network Percent Load

Hitting any key on the keyboard while the program is running in the Continuous mode will exit the mode. The program will respond with a message 'Enter Command (H for Help) → '. In this Interactive Command Execution mode, a user can set up any one of the 82586 action commands and/or execute any one of the 82586 SCB control commands. Setting up a Dump command and executing a SCB Command Unit Start command will, for example, execute the Dump command. Display commands are also available to see the contents of the 82586's data structure blocks. A display command will enable a user to see the contents of the 82586's dump (see Section 6.3).

Typing 'E' after 'Enter command (H for help) \rightarrow ', executing a SCB Command Unit Start command with a transmit command, or executing a SCB Receive Unit Start command will exit the Interactive Command Execution mode. The program will be back in the Continuous mode. Using this Interactive Command Execution mode, one can, for example, reconfigure the station and come back to the Continuous mode. Section 6 lists actual example executions of the TSMS program.

The TSMS program should be run in an 8 MHz system. The software running at 8 MHz with a maximum of 2 wait states has been tested and verified to be able to receive back-to-back frames separated by 9.6 microseconds and still keep track of the correct number of frames received. This capability, for example, can be used to find out exactly how many frames a new station in the network had transmitted.

The software does not perform extensive loopback tests and hardware diagnostics during the initialization. A loopback operation can be performed interactively in the Interactive Command Execution mode.

The software allows a user to set up only 8 multicast addresses maximum. It is not possible with this program to set up more than 8 multicast addresses.

The command chaining feature of the 82586 is not used in the Interactive Command Execution mode. Each command setup performed by a 'S' command after 'Enter command (H for help) \rightarrow 'sets up a command with its EL bit set, I bit reset, and S bit reset. Diagnose, Configure, IA-Setup, and MC-Setup commands are chained together during the initialization routine and executed at once with only one CA.

The software sets up 5 Receive Frame Descriptors linked in a circular list. Therefore, a user can see only the last 5 frames the station has received. It also sets up 5 receive buffers, each being 1514 bytes long, linked in circle. Therefore, the 82586 never goes into the NO RESOURCES state.

4.3 Example Executions of the TSMS Program

This section presents three example executions of the TSMS program. When the TSMS program needs a command to be typed, it asks a question with ' → '. Anything after ' → ' is what a user needs to type in on the keyboard. To switch from the continuous mode to the interactive command execution mode, type any key on the keyboard.

4.3.1 EXAMPLE 1: EXTERNAL LOOPBACK EXECUTION

In this example, 500 external loopback transmissions and receptions are executed (Figure 14). In order for the software to process each loopback properly, a large delay was given between transmissions.

4.3.2 EXAMPLE 2: FRAME RECEPTION IN PROMISCUOUS MODE

The 82586 is configured to receive any frame that exists in the network (Figure 15). In this example, the station received 100 frames.

4.3.3 EXAMPLE 3: 35.7% NETWORK TRAFFIC LOAD GENERATION

The station is programmed to transmit 118 byte long frames with a time interval of 159.4 microseconds in between (Figure 16). The network load is about 35.7 percent if no other stations are transmitting in the network.

A key was hit to enter the Interactive Command Execution mode. In that mode, a Dump command was executed and the result was displayed. After the Dump execution, a transmit command was set up again and the station was put in the Continuous mode.



Traffic Simulator and Monitor Station Program

Initialization begun

Configure command is set up for default values.

Do you want to change any bytes? (Y or N) ==> Y

Enter byte number (1 - 11) ==> 4

Enter byte 4 (4H) ==> A6H

Any more bytes? (Y or N) ==> Y

Enter byte number (1 - 11) ==> 11

Enter byte 11 (BH) ==> 6

Any more bytes? (Y or N) ==> N

Configure the 586 with the prewired board address ==> N

Enter this station's address in Hex ==> 000000002200

You can enter up to 8 Multicast Addresses.

Would you like to enter a Multicast Address? (Y or N) ==> N

You entered 0 Multicast Address(es).

Would you like to transmit?
Enter a Y or N ==> Y
Enter a destination address in Hex ==> 000000002200

Enter TYPE ==> 0

How many bytes of transmit data?

Enter a number ==> 2

Transmit Data is continuous numbers (0, 1, 2, 3, ...)

Change any data bytes? (Y or N) ==> N

Enter a delay count ==> 10000000000

The number is too big.

It has to be less than or equal to 65535 (FFFFH).

Enter a number ==> 60000

Setup a transmit terminal count? (Y or N) ==> Y

Enter a transmit terminal count ==> 500

Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 30.18 miliseconds
Network Percent Load generated by this station: .0 %
Transmit Frame Terminal Count: 500

Good enough? (Y or N) ==> Y

Receive Unit is active.

vis won a sameril ynam wod yllosza 292010-16

Figure 14. External Loopback Execution






Figure 14. External Loopback Execution (Continued)



Traffic Simulator and Monitor Station Program

```
Initialization begun
 Configure command is set up for default values.
 Do you want to change any bytes? (Y or N) ==> Y
 Enter byte number (1 - 11) ==> 9
 Enter byte 9 (9H) ==> 1
 Any more bytes? (Y or N) ==> N
 Configure the 586 with the prewired board address ==> Y
 You can enter up to 8 Multicast Addresses.
 Would you like to enter a Multicast Address? (Y or N) ==> N
 You entered 0 Multicast Address(es).
 Would you like to transmit?
 Enter a Y or N ==> N
 Receive Unit is active.
          ************ Station Configuration **************
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40
*************************** Station Activities *******************
# of Good # of Good CRC Alignment No Receive
Frames Frames Errors Errors Resource Overrun
Transmitted Received Errors Errors
                                              Errors 0 0 0
            100 0 0
Enter command (H for help) ==> D
Command Block or Receive Area? (R or C) ==> R
Frame Descriptors:
4000 at 036C A000 at 0382 A000 at 0398 A000 at 03AE A000 at 03C4
0000
            0000
                         0000
                                      0000 0000
0382
            0398
                         03AE
                                     03C4
                                                   036C
03DA
            03E4
                         03EE
                                     03F8
                                                  0402
                         2200
2200
            2200
                                     2200
                                                   2200
2200
            2200
                         2200
                                      2200
                                                   2200
0000
            0000
                         0000
                                      0000
                                                   0000
                                                                292010-18
```

Figure 15. Frame Reception in Promiscuous Mode

						2		PAGE.						
	0000						000	0			000			
0000	0000			000			-							
0000 30 30	0000			000				050			000			
0000	0000		0	000				00			0000			
0000	0000	8.2		000			000	00		E 50	000			
					3.5									
		18.74												
Receive Buff	er Descr	ipto	rs:											
C064 at 03DA	C064 at			:064	at 0	3EE	C06	4 at	: 03F	8 0	:064	at 0	402	
03E4	OSEE			3F8			040	2		C	3DA			
040C	09F6			FEO			150	מי			BB4			
							000				000	dance		
0000	0000			0000										
05DC	05DC		0	5DC			051				5DC			
Display the Receive Buff	receive ers:	buff	ers?	(Y	or N) ==	=> Y					E) I		
Receive Buff	er 0 :													
002C:014C 00	01 02	03	04	05	06	07	08	09	OA	OB	OC	OD	OE	OF
002C:014C 00	11 12	13	14	15	16	17	18	19	1A	1B	10	10	1E	1F
				1000000	0.500	27	28	29	2A	2B	2C	100000000000000000000000000000000000000	2E	
002C:016C 20	21 22	23	24	25	26							2D		2F
	31 32	33		35:		37	38	39	3A			3D	3E	3F
002C:018C 40	41 42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
002C:019C 50	51 52	53	54	55	56	57	58	59	5A	05B	5C	5D	5E	b5F Jaol
002C:01AC 60	61 62	63												
Hit <cr> to co</cr>								Stal			n de de de de			
Receive Buff														
002C:0736 00	01 02				06		08		OA		OC	OD	OE	OF to
002C:0746 10	11 12	13	14	15	16	17	18	19	1A	18	10	10	1E	1Famous
002C:0756 20		23		25	26	27	28	29	2A	2B	20	2D	2E	2F
002C:0766 30	31 32	33		35	36	037	38	39	3A	3B		3D	3E	3F
002C:0776 40	41 42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
	51 52	53	54	55	56	57	58	59						
002C:0786 50									5A	5B	5C	5D	5E	5F
002C:0796 60	61 62	63												
Hit <cr> to co</cr>	ountinue													
Receive Buffe	er 2 :													
02C:0D20 00	01 02	03	04	05	06	07	08	09	OA	OB	OC	OD	OE	OF
02C:0D30 10	11 12	13	14	15	16	17	18	19	1A	1B	10	1D	1E	1F
	21 22	23	24	25	26	27	28							
02C:0D40 20	Control of the second	4.7800					300000	29	2A	2B	2C	2D	2E	2F
02C:0D50 30	31 32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F
02C:0D60 40	41 42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
02C:0D70 50	51 52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
02C:0D80 60	61 62	63										100 THE		
it <cr> to co</cr>	ountinue													
Receive Buffe	er 3 :													
		03	04	05	06	07	0.0	00	0.3	OB	00	0.0	0.77	- 0.77
002C:130A 00	01 02	03	04	05	06	07	80	09	OA	OB	OC	OD	0E	OF
002C:131A 10	11 12	13	14	15	16	17	18	19	1A	18	10	10	1E	1F
002C:132A 20	21 22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
002C:133A 30	31 32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F
002C:134A 40	41 42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
002C:135A 50	51 52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
02C:136A 60	61 62	63	-	-	-	-	50	33	JA	JD	30	30	JE	J.
02C.130A 00	01 02	03												
it <cr> to co</cr>	ountinue													
1														292010-19
								and a	and the same					

Figure 15. Frame Reception in Promiscuous Mode (Continued)

the state of the s			331200 Landard	-		Marie Control					and the street, but the same	7.00 () () () ()		Carried Library			
Receive	Bufi																
002C:18F	To Tall	01	02	03	04	05	06	07	08	09		OB	OC.	OD	OE	OF	
002C:190	4 10	11	12	13	14	15	16	17	18	19	OlA	18	10	1D	1E	1F	
002C:191	4 20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	
002C:192	4 30	31	32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F	
02C:193	4 40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	
002C:194	4 50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	
02C:195	4 60	61	62	63													
Iit <cr></cr>	to	count	inue	n n										000			
Enter c	ommar	nd (H	for	hel	= (q.	=> E											
				80						60	50			10			
1.5		GI															
				2.8								ES					
****	****		***			Stat	ion	Cofi	gura			****	***			****	
	SE	SP			A.b	6.9	186	V.A			22						
Host Add								1 45		88	3.6	53		T.C			
Multica													5.0				
82586 C	onric	jurat	lon	RTOC	:K: U	8 0	0 2	6 0	0 6	0 0	0 F	2 0			0		
*****								2-4					9001	THE	4444	4444	p- 31
						Sta	CIOI	ACC	TATE	ies					****		**
# of Go	of bo	# 0	f Go	ođ0	CP	Cen		700	lign	ment		No			Pec	eive	
Frames	at the	Fra		EJ		rors			rror			Reso				rrun	
Transmi			eive	d	AC	-08		75	25	25		Erro		IS			
0	100	100		38	0			0				0	10				
7.5		00			4.0			TA			5.2	8.8		42		2920	

Figure 15. Frame Reception in Promiscuous Mode (Continued)

Traffic Simulator and Monitor Station Program

Initialization begun Configure command is set up for default values. Do you want to change any bytes? (Y or N) ==> N Configure the 586 with the prewired board address ==> Y You can enter up to 8 Multicast Addresses. Would you like to enter a Multicast Address? (Y or N) ==> N You entered 0 Multicast Address(es). Would you like to transmit? Enter a Y or N ==> Y Enter a destination address in Hex ==> FFFFFFFFFFF Enter TYPE ==> 0 How many bytes of transmit data? Enter a number ==> 100 Transmit Data is continuous numbers (0, 1, 2, 3, ...) Change any data bytes? (Y or N) ==> N Enter a delay count ==> 0 Setup a transmit terminal count? (Y or N) ==> N Destination Address: FF FF FF FF FF Destination Address: FF FF FF FF FF Frame Length: 118 bytes Time Interval between Transmit Frames: 159.4 microseconds Network Percent Load generated by this station: 35.7 % Transmit Frame Terminal Count: Not Defined Good enough? (Y or N) ==> Y Receive Unit is active. --- Transmit Command Block---0000 at 033E 8004 FFFF 034E FFFF FFFF FFFF 0000 Hit <CR> to countinue Y <== (M 10 Y) Tables 202 Max 12072 202010-21

Figure 16. 35.7% Network Load Generation



```
transmission started! mangorq notice? wolfood bus nots unit office?
        ************ Station Configuration **********
Host Address: 00 AA 00 00 18 6D
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
Destination Address: FF FF FF FF FF FF FF
 Frame Length: 118 bytes
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
 Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40
**************************** Station Activities *****************
                                    Alignment No Receive Errors Resource Overrun
 # of Good # of Good CRC
            Frames
                       Errors
Frames
Transmitted Received Errors Errors
10459 0 0 0 0 0
Enter command (H for help) ==> H
Commands are:
Commands are:
S - Setup CB D - Display RFD/CB
P - Print SCB C - SCB Control CMD
L - ESI Loopback On N - ESI Loopback Off
Z - Clear Tx Frame Counter
Y - Clear Rx Frame Counter
A 4021 taement dimension needed invision and
 A - Toggle Number Base
E - Exit to Continuous Mode
Enter command (H for help) ==> S
Enter command block type (H for help) ==> H
Command block type:
                     I - IA Setup
N - Nop
C - Configure
                    M - MA Setup
T - Transmit
                   R - TDR
S - Dump Status
D - Diagnose
H - Print this message
Enter command block type (H for help) ==> S
Enter command (H for help) ==> C
Do you want to enter any SCB commands? (Y or N) ==> Y sumingo of <900 file
Enter CUC ==> 1
Enter RES bit ==> 0
Enter RUC ==> 0
Issued Channel Attention
Enter command (H for help) ==> D
                                                                292010-22
```

Figure 16. 35.7% Network Load Generation (Continued)

intel

```
Command Block or Receive Area? (R or C) ==> C
--- Dump Status Command Block---
A000 at 0364
8006
FFFF
27D6
Dump Status Results
at 27D6
00 E8 3F 26 08 60 00 FA 00 00 40 FF 6D 18 00 00
AA 00
    40
3F
       20 00 00
B0 00 00
                00 00 FF FF FF FF B5 00 00 00 00 FF
                                   9E EE CF
85 08 FC
62
  63
     00 00 00 00 00 00 00 00 00 00 70 03 06 00
00 00
DC 05 00 00 0C 04 DC 05 E4 03 DA 03 DA 03 78 05
                64 80 D6 27 E8 21 FF FF 4E 03
        03 F8 03
82 03
     6C
          64 03 00
                                     00 00
  80 FF
                     D2 02
06
        FF
                  00
                           00 00 00
                                   00
        27 00 01 00 28 00 00 00 00 30 26 00 00
00 00 D6
20 00 40
       06 30 01 00
                  00 90 00 10 01 00 00 6C 03
00 00 6A 03 0E 00 6C 28 00 00 74 03 00 00 00
00 00 00 00 00 CO 00 00 00 00 00
Enter command (H for help) ==> S
Enter command block type (H for help) ==> T
Enter a destination address in Hex ==> FFFFFFFFFFF
How many bytes of transmit data?
Enter a number ==> 100
Transmit Data is continuous numbers (0, 1, 2, 3, ...)
Change any data bytes? (Y or N) ==> N
Enter a delay count ==> 0
Setup a transmit terminal count? (Y or N) ==> N
Destination Address: FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
Good enough? (Y or N) ==> Y
Enter command (H for help) ==> C
Do you want to enter any SCB commands? (Y or N) ==> Y
Enter CUC ==> 1
Enter RUC ==> 0
Enter RUC ==> 0
Issued Channel Attention
                                               292010-23
```

Figure 16. 35.7% Network Load Generation (Continued)






Figure 16. 35.7% Network Load Generation (Continued)

5.0 IN CASE OF DIFFICULTY

This section presents methods of troubleshooting ("debugging") a LANHIB board. When a LANHIB board is powered up with the TSMS program stored in EPROMs, it should display "TRAFFIC SIMULATOR AND MONITOR STATION PROGRAM" message on a terminal screen. If the message is not displayed, the board has to be debugged. Section 5.1 describes basic 80186/82586 system troubleshooting procedures. Section 5.2 is for troubleshooting 82501 and 82502 circuits. After the 80186/82586 system is debugged, the 82501/82502 circuits have to be tested.

5.1 Troubleshooting 80186/82586 System

Shown in Figure 17 is a flow chart for troubleshooting 80186/82586 system. The procedure requires an oscilloscope. A logic analyzer is needed if problems appear to be serious. The procedures will debug the board to the point where the 82530 is initialized properly. If the 82530 can be initialized properly, ROM and RAM interfaces must be functioning. Board initialization routines (INI186.PLM) linked to the TSMS program requires ROM and RAM accesses. Since the 82586 shares most of the system with the 80186, no special debugging is required for the 82586. Wiring of all 82586 parallel signal pins should, however, be checked.

The flow chart branches to two major paths after the first decision box. One path debugs the RS-232 channel

and the other debugs the 80186/82586 system. The waveform of the \overline{TRXCB} output of the 82530 determines which path to be taken. If the 82530 is getting programmed properly, there should be 153.6 KHz (1/f = 6.51 μ s) clock on this output pin. If there is a clock, the problem is probably in the RS-232 interface. If there is no clock, then the system has to be debugged using a logic analyzer.

5.2 Troubleshooting 82501/82502 Circuits

If the TSMS program runs on the LANHIB but the 82586 is not able to transmit or receive, there must be a problem in 82501/82502 circuits. The flow chart in Figure 19 will guide troubleshooting in these circuits. An oscilloscope is required.

The board should be configured to Cheapernet and disconnected from the network. Two terminators will be required to terminate a "T" BNC connector providing an effective load resistance of 25Ω to the 82502.

The 82586 must have the system and transmit clocks running upon reset. Since the transmit clock is generated by the 82501, the 82501 transmit clock output pin (pin 16) should be checked. The TSMS program executes 82586's Diagnose, Configure, IA-Setup, and MC-Setup commands during initialization. If the 82586 has active CRS (Carrier Sense) signal, it cannot complete execution of these commands. The 82501 should, therefore, be checked if it is generating inactive CRS signal to the 82586 after power up. The LANHIB powers up the 82501 in non-loopback mode.

intel

After making sure that the 82501 is generating proper signals to the 82586, the TSMS program is restarted with an initialization shown in Figure 20. The 82586 is configured to EXT-LPBK=1, TONO-CRS=1, and MIN-FRM-LEN=6. The chip is also loaded with a destination address identical to the source address. If there are no problems in the 82501/82502 circuits, the station will be receiving its own transmitted frames. If problems exist, the station will only be transmitting. Since the 82586 is configured to TONO-CRS (Transmission On NO Carrier Sense), the chip will keep trans-

mitting regardless of the state of carrier sense. The 82501/82502 circuits can then be probed with an oscilloscope at the locations indicated in Figure 21. Probing will catch problems like wiring mistakes, missing load resistors, etc.

Once the station is debugged, it can be connected to the network. If there is a problem in the network, the 82586's TDR command can be used to find the location and nature of the problem.




Figure 17. Flowchart for 80186/82586 System Troubleshooting




Figure 17. Flowchart for 80186/82586 System Troubleshooting (Continued)






Figure 18. Example of Logic Analyzer Trace




Figure 19. Flowchart for 82501/82502 Circuits Troubleshooting

Traffic Simulator and Monitor Station Program






Figure 20. TSMS Initialization for 82501/82502 Circuits Troubleshooting






APPENDIX A
LANHIB SCHEMATICS
PARTS LIST
PAL EQUATIONS
DIP SWITCH SETTINGS
WIRE WRAP SERVICES

U2 U3. U4 U5.	DESCRIPTION IC	PART NO. 74S32 74LS04 74LS245 74LS245 74LS373 80186 82586 16L8 74LS97 74LS74 74AS74 74AS74 82501 PE64182 PE64369 PE64369 PE64369 PE64369 PE64369	CODE OBD OBD OBD OBD OBD INT INT OBD OBD OBD OBD INT	QTY 1 1 2 1 2 1 1 1 2 1 1 1 1 1 1 1 1 1 1
U2 U3 U4 U3 U4 U5 U6.U7 U8 U9 U10 U10 U11 U12. U27 U28 U14 U15 U16 U17 U18 U16 U17 U18 U28 U24 U24 U24 U24 U25 U29 U29 U39 U39 U39	IC I	74LS04 74LS245 74F373 74F373 80186 82586 16L8 74LS02 74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD OBD INT INT OBD OBD OBD OBD INT INT OBD INT INT OBD INT INT OBD INT	1 2 1 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1
U3. U4 U5 U6. U7 U8 U9 U10 U10 U11 U12. U27 U28 U13 U14 U15 U15 U17 U18. U20 U20 U20 U20 U20 U21 U20 U21	IC I	74LS245 74F373 80186 82S96 16L8 74LS02 74LS04 74LS14 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD OBD INT OBD OBD OBD OBD OBD OBD INT PE	2 1 2 1 1 1 1 2 2 1 1 1 1 1 1 1 1 1 1
U5 U6. U7 U8 U9 U10 U10 U10 U10 U10 U11 U10 U11 U10 U11 U10 U11 U10 U10	IC I	74F373 74LS373 80186 82586 16L8 74LS02 74LS74 74AS74 74AS74 52501 PE64102 82502 PE64369	OBD OBD INT INT OBD OBD OBD OBD INT PE INT	1 2 1 1 1 1 2 1 1 1
U6, U7 U8 U9 U10 U11 U12, U27 U28 U13 U14 U15 U15 U16 U17 U19 U19 U20 U20 U20 U20 U20 U20 U20 U20	IC I	74LS373 80186 82586 16L8 74LS02 74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD INT INT OBD OBD OBD OBD INT PE INT	2 1 1 1 1 2 1 1 1
U8 U9 U10 U11 U112 U127 U28 U13 U14 U15 U16 U17 U18 U17 U18 U20	IC I	80196 82586 16L8 74LS02 74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	INT INT OBD OBD OBD OBD OBD INT PE INT	1 1 1 1 2 1 1 1
U99 U10 U11 U12, U27 U28 U13 U14 U15 U16 U16 U17 U18, U20 U20 U20 U20 U21 U21 U21 U21 U22	IC Pulse Transformer Pack IC	82586 1618 741502 741574 748574 748516 82501 PE64102 82502 PE64369	INT OBD OBD OBD OBD INT PE INT	1 1 1 2 1 1 1
U10 U11 U12. U27 U28 U13 U14 U15 U16 U17 U18 U18 U20 U20 U20 U21 U21 U21 U21 U25 U22	IC I	16L8 74LS02 74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD OBD OBD INT PE INT	1 1 2 1 1
U11 U12 U27 U28 U13 U14 U15 U16 U17 U18 U20 U22 U22 U23 U24 U25 U29 U39 U39 U39	IC I	74LS02 74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD OBD OBD INT PE INT	1 2 1 1
U12. U27 U28 U13 U14 U15 U15 U16 U17 U18 U20 U22 U22 U22 U23 U24	IC IC IC IC IC IC DUSE Transformer Pack IC DC/DC Converter IC. 64K-Bit EPROM IC IC. SRAM	74LS74 74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD OBD INT PE INT	1 1 1
U28 U13 U14 U15 U16 U17 U18 U19 U19 U19 U20 U20 U22 U22 U24 U25 U29 U29 U29	IC IC IC IC Pulse Transformer Pack IC DC/DC Converter IC. 64K-Bit EPROM IC	74AS74 74LS165 82501 PE64102 82502 PE64369	OBD OBD INT PE INT	1 1
U13 U14 U15 U16 U17 U17 U18. U20 U26 U22. U28 U24 U24 U25 U29 U39	IC IC Pulse Transformer Pack IC DC/DC Converter IC. 64K-Bit EPROM IC IC. SRAM	74LS165 82501 PE64102 82502 PE64369	OBD INT PE INT	1
U14 U15 U16 U17 U17 U18 U28 U22 U22 U24 U25 U29 U29	IC Pulse Transformer Pack IC DE/DC Converter IC. 64K-Bit EPROM IC IC. SRAM	82501 PE64102 82502 PE64369	INT PE INT	1
U15 U16 U17 U17 U18. U20 U26 U22. U28 U24 U25 U29 U39 U39 U39	Pulse Transformer Pack IC DC/DC Converter IC. 64K-Bit EPROM IC IC. SRAM	PE64102 82502 PE64369	PE	
U16 U17 U18 U20 U26 U22 U28 U24 U25 U25 U25 U29	IC DC/DC Converter IC. 64K-Bit EPROM IC IC IC. SRAM	82502 PE64369	INT	
U17 U18, U20 U26 U22, U28 U24 U25 U29 U39	DC/DC Converter IC. 64K-Bit EPROM IC IC SRAM	PE64369		
U18. U20 U26 U22. U28 U24 U25 U29	IC. 64K-Bit EPROM IC IC. SRAM			1
U26 U22, U28 U24 U25 U29 U39	IC IC. SRAM	2764-20	PE	1 2
U22, U23 U24 U25 U29 U30	IC, SRAM	7 40000		
U24 U25 U29 U30		74AS08	OBD	1
U25 U29 U30		HM6264-15	HIT	2
U29 U30	IC. 256-Bit PROM	TBP188030	TI	1
U30	IC	74AS04	OBD	
		82530	INT	1
U31	IC	1489	OBD	1
U32	IC	1488	OBD	1
	IC. 1M-Bit EPROM (Optional)	27210	INT	6
R19, R20	Resistor, 10K ohm, 1/4W, 5%	COML	OBD	ь
	Resistor, 100K ohm, 1/4H, 5%	COML	OBD	1
	Resistor, 2.2K ohm, 1/4W, 5%	COML	OBD	1
	Resistor, 78.7 ohm. 1/8W. 1%	COML	OBD	3
	Resistor, 240 ohm, 1/4W, 5%	COML	OBD	2
	Resistor, 1M ohm, 1/4W.	COML	OBD	1
	750Vdc (min), 5%	COIL	OBD	
R13-R16 F	Resistor, 43.20hm 1/8W, 1%	COML	OBD	4
R17 F	Resistor, 100 ohm, Fusible	COML	RCD	1
	1/84, 5%	CONE	ROD	
	Resistor, 243 ohm, 1/8W, 0.5%	COML	OBD	1
R21. R22	Resistor, 5K ohm, 1/4W, 5%	COML	OBD	2
RP1	Resistor Pack, 1K ohm, 16 pin	COML	OBD	1
	Resistor, 1K ohm, 1/4H, 5%	COML	OBD	4
	Capacitor, 20pF, 100U, 5%	COML	OBD	2
	Capacitor, 10uF, 20U	COML	OBD	1
	Capacitor, 30pF, 100U, 5%	COML	OBD	2
	Capacitor, 0.022uF, 50U	COML	OBD	1
	Capacitor, 1.0uF, 50V	COML	OBD	1
	Capacitor, 0.01uF, 50V	COML	OBD	2
	Capacitor, 0.01uF, 2KU	COML	OBD	1
	Capacitor, 0.22uF, 50V	COML	OBD	2
	Diode	1N914	OBD	1
	Diode	1N5282	OBD	2
Y1 F	Parallel Resonant Crystal,	COML	OBD	1
	16M Hz	COIL	UBD	1
¥2 F	Parallel Resonant Crystal.	COML	OBD	1

1-246



POWER SUPPLY CONNECTIONS

NOTES:

3.

- THE BOARD REQUIRES +5V. +12V. AND -12V. MULTIBUS POHER PINS FOR THESE VOLTAGES AND GROUND ARE SHOHN ABOVE.
- 2. EACH IC SHOULD HAVE A 0 1%F CAPACITOR BETHEEN POWER PIN AND GROUND PIN. PARTS LIST DOES NOT INCLUDE DECOUPLING CAPACITORS.


MTR.	MANUFACTURE	LOCATION
INT	INTEL CORPORATION	SANTA CLARA, CA
HIT	HITACH AMERICA LTD.	SAN JOSE, CA
OBD	ORDER BY DESCRIPTION (ANY COMMERCIAL (COML) SOURCE)	
PE	PULSE ENGINEERING	SAN DIEGO. CA
RCD	RCD COMPONENTS INC.	MANCHESTER, NH
TI	TEXAS INSTRUMENTS	DALLAS, TX


292010-78


292010-79


+50

1-247














Module Addr_dec Title 'LANHIB Address Decode Logic Kiyoshi Nishide Intel Corp. March, 1986' "Declarations PAL1 device 'P16L8'; AO, A14, A15 1, 2, 3; pin A16, A17, A18 4, 5, 6; pin A19, BHE pin 7, 8; HLDA, S2 9, 11; pin RAMLO, RAMHI 18, 17; pin ROMLO, ROMHI pin 19, 12; ROM pin 13; R104 pin 16; Equations !ROMHI = A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104; !ROMLO = !A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104; !ROM = A17 & A18 & A19 & (HLDA # S2) & !R104; !RAMHI = !A14 & !A15 & !A16 & !A17 & !A18 & !A19 & !BHE & (HLDA # S2); !RAMLO = !AO & !A14 & !A15 & !A16 & !A17 & !A18 & !A19 & (HLDA # S2); End Addr_dec

PAL Equations

VARIOUS OPERATIONS

"1" indicates ON (Switch is closed). I yesterold \$581

"0" indicates OFF (Switch is open).

"X" indicates Don't Care.

1. To configure the board to Ethernet or Cheapernet:

	SW3 87654321	Comment
Ethernet Cheapernet	XX000000 XX111111	Transceiver Cable should
		not be connected.

2. To run the TSMS program or the Data Link Driver program:

	SW4 87654321	Comment
TSMS Program or Data Link Driver Program	XXXX0001	TSMS program uses the 82530 in Asynchronous Polling mode. Data Link Driver program uses the 825830 in Asynchronous Polling and Vectored Interrupt modes.
		enta Clara, CA 95054 - 408) 970-8874

3. 10 select the 2/64-20 EPROMs or 27210 EPROM:

	SW3 87654321
2764-20 EPROMs	0XXXXXXX
27210 EPROM	1XXXXXXX

4. Dip Switch Setting Examples:

Theire		SW4 87654321
To run the TSMS Program from the 2764-20 EPROMs in Cheapernet Configuration	oni	XXXX0010
2) To run the TSMS Program from the 2764-20 EPROMs in Ethernet Configuration	somevA t	XXXX0010
3) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Cheapernet Configuration	1X111111	XXXX0001
4) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Ethernet Configuration	noisivisti a	XXXX0001

5. Dip Switch SW2 programs the number of wait states for the 82586 (see Table 3).



COMPANIES OFFERING WIRE WRAP SERVICES

grogram from the 27210

AUGAT Interconnection Systems Division

40 Perry Avenue
P.O. Box 1037
Attleboro, MA 02703

100935 South Wilcrest Drive Houston, TX 77099 (713) 495-3100

Automation Delectronics Corporation

1650 Locust Avenue Bohemia, NY 11716 (516) 567-7007

dataCon, Inc.

Eastern Division 60 Blanchard Road Burlington, MA 01803 (617) 273-5800

Mid-Western Division
502 Morse Avenue
Schaumburg, IL 60193
(312) 529-7690

Western Division 20150 Sunburst Street Chatsworth, CA 91311-6280 (818) 700-0600 South-Western Division
1829 Monetary Lane
Carrollton, TX 75006
(214) 245-6161

European Division In der Klinge 5 D-7100 Heilbronn, West Germany (01731) 217 12

DATAWRAP

37 Water Street Wakefield, MA 01880 (617) 938-8911

Elma/EMS A Division of Sandberg Industries

Berkshire Industrial Park Bethel, CT 06801 (203) 797-9711

1851 Reynolds Avenue Irvine, CA 92714 (714) 261-9473

3042 Scott Boulevard Santa Clara, CA 95054 (408) 970-8874

WRAPEX Corporation

96 Mill Street Woonsocket, RI 02895 (401) 769-3805



APPENDIX B SOFTWARE LISTINGS—TSMS PROGRAM AND LANHIB INITIALIZATION ROUTINE

clore main label publics

clare lit literally (literally foresally foresally

Fraffic Simulator/Monitor Station Program



```
/#
            /*
                                 Traffic Simulator/Monitor Station Program
                                 for 186/586 High Integration Board and
                                iSBC 186/51
                                 Ver. 1.0
                                                        December 17, 1784
                                                                                                    #/
            /*
                                 Kiyoshi Nishide
                                                        Intel Corporation
            /*************************
            /* This software can be conditionally compiled to work on the iSBC 186/51 or on the LANHIB. If 'set(SBC18651)' is added to the compiler call statement,
                this source program will be compiled for the iSBC18651. */
            tsms:
            do;
2
            declare main label public;
            /* literals */
            $IF SBC18651
                                     literally 'literally',
lit '1',
lit '0',
            declare lit
                     true
                     false
                                           lit 'while 1',
lit 'OFFFOH',
                     forever
                     ISCP$LOC$LO
                                           lit '0',
lit '0',
lit '0',
                     ISCP$LOC$HI
                     SCB$BASE$LO
                     SCB$BASE$HI
                     CASPORT
                                           lit 'OCBH'.
                                           lit 'OFOH',
lit '20H',
                     BOARD$ADDRESS$BASE
                     INTSTYPE$586
                     INTSTYPESTIMERO
                                           lit '30H',
                     INTSCTLSTIMERO
                                           lit 'OFF32H',
                     INT$7
                                           lit '27H',
                     PICSMASK$130
                                           lit 'OE2H',
                     PICSMASK$186
                                           lit 'OFF28H',
                     ENABLE$586
                                           lit 'OFEH',
                     ENABLE$586$186
                                           lit 'OEEH',
                     PICSEDIS130
                                           lit 'OEOH',
                     EDI$CMD0$130
                                           lit '60H',
                     E01$CMD4$130
                                           lit '64H'.
                     PICSEDIS186
                                           lit 'OFF22H'.
                     EDISCMD0$186
                                           lit '0'.
                     PICSVTR$186
                                           lit 'OFF20H'.
                                                                                                292010-31
```

Traffic Simulator/Monitor Station Program





```
lit 'OFF56H', its right of the day of the last
                                                                    TIMERO$CTL
                                                                 TIMEROSCOUNT lit 'OFF50H',
MAX$COUNT$A lit 'OFF52H',
CA lit 'O', los Jack', study guid
ESI$PORT lit 'OCBH', study
NO$LOOPBACK lit '8', beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & study guid
LOOPBACK lit '0', los Jack' & beauty & st
                                                                    TIMERO$COUNT
                                       SEL SE
                                                                                                             literally 'literally', \@ doold loning marky & &\
lit '1',
lit '0',
equipped doe ordings
3 1
                                       declare lit
                                                                   true
                                                                    false
                                                                    forever
                                                                                                                                         lit 'while 1'.
                                        ISCP$LOC$LO lit '03FF8H',
ISCP$LOC$HI lit '03FF8H',
ISCP$LOC$HI lit '0',
SCB$BASE$LO lit '0',
SCB$BASE$HI lit '0',
CA$PORT lit '8000H',
                                                                   BOARD$ADDRESS$BASE lit '8180H',
                                                                   INTSTYPE$586 lit '12', and an additional lit '12', and an additional lit '8', and an additional lit '8', and an additional lit '9F; and an additional lit '0FF2BH', and an additional lit '0FF2BH',
                                                                                                                                      lit 'OEFH',
lit 'OEEH',
                                                                   ENABLE$586
                                                                   ENABLE$586$186
                                                                                                                                        lit 'OFF22H',
lit '12',
lit '8',
lit '0FF56H',
lit 'OFF50H',
                                                                   PICSEDI$186
                                                                   EDI$CMDO$186
                                                                   EOI$CMD4$186
                                                                   TIMEROSCTL
TIMEROSCOUNT
                                                                                                                                         lit 'OFF52H',
                                                                   MAX$COUNT$A
                                                                                                                                         lit '0',
                                                                   CA
                                                                   ESI$PORT
                                                                                                                                         lit '8100H',
                                                                   NO$LOOPBACK
                                                                                                                                          lit '1',
                                                                                                                                          lit '0';
                                                                  LOOPBACK
                                       $ENDIF
                                      $IF NOT SBC18651
                                       /* System Configuration Pointer */
                                      declare scp structure
                                                                  sysbus byte,
                                                                  unused (5) byte,
                                                                  iscp$addr$lo word,
                                                                  iscp$addr$hi word
                                                                  at (OFFFF6H) data (0, 0, 0, 0, 0, ISCP$LOC$LO, ISCP$LOC$HI);
                                      $ENDIF
                                     /* Intermediate System Configuration Pointer */
                                                                                                                                                                                                                                                                                                               292010-32
```

Traffic Simulator/Monitor Station Program (Continued)

```
iscp$ptr pointer,
iscp based iscp$ptr structure of the st
                            declare iscp$ptr pointer,
                                                                                        /* set to 1 by CPU before its first CA to 586,
                                                 busu bute,
                                                                                             cleared by 586 after reading info from it */
                                                  unused byte,
                                                                                      /* unused */
                                                                                      /* offset of system control block */
                                                  scb$o word,
                                                 scb$b (2) word /* base of system control block */
                            /* System Control Block */
                            declare scb structure
6
                                                                                           /* cause(s) of interrupt, CU state, RU state */
                                                 status word,
                                                                                           /* int acks, CU cmd, RESET bit, RU cmd */
                                                 cmd word,
                                                 cblsoffset word, /* offset of first command block in CBL */
                                                 rpa$offset word, /* offset of first packet descriptor in RPA */
                                                 crc$errs word, /* crc error encounterd so far */ 10 9000
                                                 aln$errs word,
                                                                                           rsc$errs word,
                                                                                           /* no resources */
                                                 ovrn$errs word /* overrun errors */
                            /# 82586 Action Commands */
                            /* NOP */
                            declare nop structure
                                                 status word,
                                                 cmd word,
                                                 link$offset word
                            /* Individual Address Setup */
                           declare ia$setup structure
8
       1
                                                status word,
                                                cmd word,
                                                 link$offset word,
                                                ia$address'(6) byte
                           /* Configure */
9
       1
                           declare configure structure
                                     (THE Status word, 00 199081 .0 .0 .0 .0 .0 .0 .0 .0 .6 (MARTER) #5
                                                cmd word,
                                                link$offset word,
                                                byte$cnt byte,
                                                info (11) byte
                                                );
                                                                                                                                                                                                                          292010-33
```

Traffic Simulator/Monitor Station Program (Continued)

```
/* Multicast Address Setup */
10 1
                                      declare mc$setup structure
                                                               status word,
                                                                cmd word.
                                                               linksoffset word,
                                                               mc$bute$count word,
                                                                mc$address (48) byte /* only 8 MC addresses are allowed */
                                      /* Transmit */
                                      /* This transmit command is made of one transmit buffer descriptor and one
                                              1518 butes long buffer. */
                                      declare transmit structure
11 1
                                                                                                                                      17 1 declare dumphares (170) butes
                                                               status word,
                                                               cmd word,
                                                               link$offset word,
                                                               bd$offset word,
                                       prof and destadr (6) byte, to see at the sees see sees at the sees see at the sees see at the sees of the sees at the sees of 
                                                               tupe word
                                      /* Transmit Buffer Descriptor */
                                      declare tbd structure
12 1
                                                               act$count word,
                                                                link$offset word,
                                                               adO word.
                                                               ad1 word
                                                               );
                                      /* Transmit Buffer */
13 1
                                      declare tx$buffer (1518) bute;
                                     /* TDR */
14 1
                                      declare tdr structure
                                                                status word,
                                                                cmd word,
                                                               link$offset word,
                                                               result word
                                      /* Diagnose */
15 1
                                      declare diagnose structure
                                                                                                                                                                                                                                                                               292010-34
```

Traffic Simulator/Monitor Station Program (Continued)





```
status word,
                   cmd word,
                   link$offset word
           /* Dump Status */
           declare dump structure tabe 34 B gine 4\ sigd (8A) scarbbscam
16 1
                  status word,
                  cmd word,
                  link$offset word,
                  buff$ptr word
       /# This transmit rommand is made of one transmit buffor descifptor and one
           /* Dump Area */
17 1
          declare dump$area (170) byte;
           /* Frame Descriptor */
           /* Receive frame area is made of 5 RFDs, 5 RBDs, and 5 1514 bytes long
             buffers. */
18 1
           declare rfd (5) structure
                  status word,
                  elss word.
                  link$offset word,
                  bd$offset word,
                  dest$adr (3) word,
                  src$adr (3) word,
                  type word
           /* Receive Buffer Descriptor */
19 1
           declare rbd (5) structure
                                        declore Exsbuffer (1518) butter
                  act$count word,
                  next$bd$link word,
                  adO word,
                  ad1 word,
                                                       declars tor structure
                  size word
          /* Receive Buffer */
20 1
          declare rbuf (5) structure
                  (buffer (1514) byte);
          /* global variables */
                                            15 1 declars diagnose attuctors
21 1
          declare status word,
                                       /* UART status */
                                                                             292010-35
```

Traffic Simulator/Monitor Station Program (Continued)





```
actual word, /* actual number of chars UART transferred */
c*buf (80) byte, /* buffer for a line of chars */
                                             dhex byte.
                                                                                                    /* number base switch */
                                             ch byte at (@c$buf),
                                             char$count byte,
                                             receive$count dword,
                                                                                                    /* counter for received frames */
                                             count dword,
                                                                                                    /* counter for transmitted frames */
                                             preamble word,
                                                                                                    /* preamble length in word */
                                              address$length byte. /* address length in byte */
                                              ad$loc byte,
                                                                                                     /* address location control of 82586 */
                                             crc bute.
                                                                                                     /* crc length */
                                                                                                    /* if set, go back to Continuous Mode */
/* reset flag */
                                             goback byte,
                                              reset byte.
                                             delau word,
                                                                                                     /* delay conunt for tranmission delay */
                                             cur$cb$offset word. /* offset of current command block */
                                             current$frame byte.
                                                                                                    /* offset of frame descriptor just used */
                                             nostransmission byte.
                                              stop$count dword,
                                                                                                    /* transmit terminal frame count */
                                              stop byte,
                                             mc$count byte.
                                              z byte.
                                             y byte:
                           /* external procedures */ (surate .5 that HOD) Of allow ifas
22
                           read: procedure (a, b, c, d, e) external;
23
           2
                           declare (a, c) word,
(b, d, e) pointer;
           2
24
                           end read;
                           write: procedure (a, b, c, d) external;
25
                           declare (a, c) word, mission os cars sell HAO HOOSE OSSIEN LESS
(b, d) pointer; (a, sesse less and de suder liber (les
26
           2
                           end write;
27
           2
28
                           csts: procedure byte external;
29
           2
                           end csts:
                dor /* utility procedures */ and analy priscal file equite saubasons end? -4
30
           1
                           offset: procedure (ptr) word;
                           /* This procedure takes a pointer variable (selector: offset), caluculates an absolute address, subtracts the 82586 SCB offset from the absolute address, and then returns the second the second the second takes and the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes as the second takes are second to the second takes as the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the second takes are second to the second takes are second to the second takes as the second takes are second to the second takes are second to the second takes as the second takes are second to the second takes as the second takes are second to the seco
                                  and then returns the result as an offset value for the 82586. */
31
                           declare (ptr. ptr$loc) pointer,
                                            base586 dword,
                                            w based ptr@loc (2) word;
32 2
                                   ptr$loc = @ptr;
                                   /* 82586 SCB Base Address (20-bit wide in this 186 based system) */
                                                                                                                                                                                             292010-36
```

Traffic Simulator/Monitor Station Program (Continued)



```
2 base586 = (sh1(double (iscp.scb$b(1)), 16) and 000F0000H) + iscp.scb$b(0);
   33
                                                    return low((shl(double (w(1)), 4) + w(0)) - base586);
  34 2
                                                                                                                                                                                                    .(Audes9) du wige da
  35 2
                                           end offset;
                                           writeln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 4\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 5\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 5\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 5\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 5\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 5\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 6\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 6\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 6\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 6\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 6\ .browk fruordevisser
uniteln? procedure (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruordevis elements (a, b, c, d); po 7\ .browk fruore
  36
                                   declare (a, c) word, \e dignal bas et
                                           /* This procedure writes a line and put a CR/LF at the end. */
  37
              2 call write(a, b, c, d); value at the state of the state
  38
                                       call write(O, @(ODH, OAH), 2, @status);
  39
                                                                                                currentEframe byte. /* offset of frame dosc notizenemission byte.
                                           end writeln:
  40
                 2
  41
                                          cr$1f: procedure;
                                             /* This procedure writes a CR/LF. */
                                                         42 2
  43 2
                                           end cr$1f;
  44 1
                                          pause: procedure;
                                             /* This procedure breaks a program flow, and waits for a char to be typed. */
  45
                                                           call write(0, @(ODH, OAH, 'Hit (CR) to countinue'), 23, @status);
                                                          call read(1, @c$buf, 80, @actual, @status); Taining th d
  46
  47
                                                          call cr$lf;
  48
                                          end pause;
  49 1
                                           skip: procedure byte;
                                            /* This procedure skips all leading blank characters and returns the first
                                                      non-blank character. */
i = i + 1;
end;
  53
                 3
                                                                                                                                                                                      deciare (ptr. ptrainc) pointer.
base386 dword.
  54
                  3
 55
                                                   return i;
 56 2
                                       end skip;
                                          read&char: procedure byte; | shiw 214-00) stathb4 sass 808 88658 ex
 57 1
                                                                                                                                                                                                                                                                                                                  292010-37
```

Traffic Simulator/Monitor Station Program (Continued)

```
/* This procedure reads a line and returns ther first non-blank character. */
58
           declare i word;
               call read(1, @c$buf, 80, @actual, @status);
59
60
               i = skip;
               return(c$buf(i)); , rpsfud ,bl szed (sulay) arubanorg (theadestin)
61
    2
62
    2
         If end readschar; of HTTTTTTTT C OFFFTTTT to students auto-
           read$bit: procedure byte: a seed radmun = seed.
63
           /* This procedure reads a bit and returns the value. */
64
    2
65
   2
               do forever:
                  forever:
b = read$char:
if b = '1' then return 1; d (1) you'd bread grand
66
    3
67
    3
69
70
    3
                      if b = 'O' then return O;
71
    3
                   else
                     call write(0, @(' Enter a 0 or 1 ==> '), 20, @status);
72
    3
               end;
73
           end read$bit;
74
           ues: procedure bute;
           /* This procedure reads a character and determines if it is a Y(y) or N(n). */
           declare b byte;
75
    2
               do forever;
76
77
                   b = read$char;
                   if (b = 'Y') or (b = 'y') then return true; probatory brownfor
78
    3
80
    3 started at (armst if (b = 'N') or (b = 'n') then return false;
81
82
                   else
    3
                      call write(0, @(ODH, OAH, 'Enter a Y or N ==> '), 22, @status);
83
    3
               end;
84
           end yes;
85
           char$to$int: procedure (c) byte; ol (193003216) whiseas similian
           /* This procedure converts a byte of ASCII integer to an integer. */
86
           declare c byte;
               if ('0' <= c) and (c <= '9') then return (c - 30H);
              else
90
   12 10
          and lamiif('A' \leq c) and (c \leq -'F') then return (c - 37H);
91 2
                   else
                                                                                 292010-38
```

Traffic Simulator/Monitor Station Program (Continued)



```
794357843 #35 if ('a' <= c) and (c <= 'f') then return (c - 57H);
                       else return OFFH;
 93
      2
 94
     2
            end char$to$int;
            int$to$asci: procedure (value, base, ld, bufadr, width);
 95
    1
            /* This procedure converts an interger < OFFFFFFFH to an array of ASC11
               codes.
               Input variables are: valure = integer to be converted,
                                    base = number base to be used for conversion,
                                    ld = leading character to be filled in,
                          bufadr = buffer address of the array,
                                   width = size of array. */
            declare value dword,
 96 2
                    bufadr pointer,
                   (i, j, base, ld, width) byte, chars based bufadr (1) byte;
 97
                do i = 1 to width;
                j = value mod base;
if j < 10 then chars (width - i) = j + 30H;
 98
     3
 99
     3
101
    3
                   else chars (width - i) = j + 37H;
102
     3
                   value = value / base;
                end;
103
     3
104
                i = 0;
                do while chars (i) = 'O' and i < width - 1;
105
    chars (i) = ld;

i = i + i;

and the end; of i i is september to retrain a sheet analyzing stat at
106
107
108
                char$count = width - i;
109
   2
110
            end int$to$asci;
111 1
            out$word: procedure (w$ptr, distance);
            /* An integer at (selector of w$ptr): (offset of w$ptr + distance) is printed
           as a 4 digit hexadecimal number. */
112 2
            declare chars(4) byte,
                 w$ptr pointer,
                   distance byte,
                   w based w$ptr (1) word;
113 2
114 2
               call int$to$asci(w(distance), 16, 'O', @chars(O), 4);
               call write(O, @chars(O), 4, @status);
                           of regestat 1108A to styl a stravers stuberers bill by
            end out$word;
115 2
            write$int: procedure(dw, t); day make ( P = ) 3) bas (3 = ) 10 As
116 1
            /* An integer (dw) is printed in hexadecimal (t = 1) or in decimal (t = 0). */
```

Traffic Simulator/Monitor Station Program (Continued)





```
117 2
            declare dw dword,
                    chars (10) byte,
              if t then
118 2
119
                do;
                call int$to$asci(dw, 16, 0, @chars(0), 8);
120
     3
121
      3
                    call write(0, @chars(8-char$count), char$count, @status);
     3
               end;
122
123
      2
                else
             do; call int$to$asci(dw, 10, 0, @chars(0), 10);
124
      3
125
     3
                   call write(0, @chars(10-char$count), char$count, @status);
126
     3
                end:
127
     2
            end writesint;
            out$dec$hex: procedure(dw); if - shrowbon at 0.* 1 ob (it .72@au)brow$200 1162
128
     1
            /* This procedure prints an integer in decimal and hexadecimal. */
129
     2
            declare dw dword;
130
                call write$int(dw, O);
131
                call write(0, @(' ('), 2, @status);
132
      2
                call write$int(dw, 1);
                call write(0, @('H)'), 2, @status);
133
     2
134
     2
            end out$dec$hex:
              " This procedure grints len number of bytes starting at atraptr. 4/
135 1
            write$offset: procedure(w$ptr);
              This procedure takes a pulle.

and prints it in hexadecimal. */
            /* This procedure takes a pointer variable, converts it to a 82586 type offset,
            declare w$ptr pointer,
136 2
                   w word;
               137
                w = offset(w$ptr); (audated 5 (O)aradid Observa IIa)
call outsword(@w, O); (audated 5 (O)aradid Observa IIa)
138
139
140
                call write(0, @(' '), 2, @status);
141
     2
            end write$offset;
142 1
            write$address: procedure (ptr);
            /* This procedure takes a pointer variable and prints it in the
       At atg (selector: offset) format. . . */o redoun too string erubeserg einT *
143 2
            declare (ptr, ptr$loc) pointer,
                   w based ptr$loc (2) word; .espd (1) rig based id
144 2
                ptr$loc = @ptr;
                                                                                  292010-40
```

Traffic Simulator/Monitor Station Program (Continued)

```
call out$word(@w(1), O);
                call out$word(@w(1), 0);
call write(0, @(':'), 1, @status);
call out$word(@w(0), 0);
call write(0, @(''), 1, @status);
145
     2
146
147
140
149
     2
             and write$address:
                  call interconactide to C. Schere(D). 81:
call write(D. Schere(B-characount), characount. Stratus);
             print$wds: procedure(w$ptr, no$words);
150 1
             /* This procedure prints no$words number of words starting at w$ptr. */
             declare whoth pointer, a (taugarus-Ol)araday Claratay [162
151 2
                     (i, no$words) bute;
                 if noswords () O then
152
     2
153
                       call out$word(w$ptr, i);
                    call cr$1f;
154
155
                     do i = 0 to noswords - 1;
      3
156
                te languif is = Orthenniath on regetal ne stoling eruberara sidt e)
     4
157
                            call write$offset(w$ptr);
158
      4
159
                        call cr$lf;
                    end:
160
                                           call writedinkidus (0);
call writed(0, 2(1 (1), 2) detatus);
call writed(dus 1);
161 3
                end:
162 2
             end print$wds;
163 1
             print$str: procedure (str$ptr, len);
             /* This procedure prints len number of bytes starting at str*ptr. */
164 2
             declare (len, i) bute,
  str based str$ptr (1) byte;

str based str$ptr (1) byte;
165 2
                if len <> 0 then
                do i = 0 to (len - 1);
166
                    call int$to$asci(str(i), 16, '0', @chars(0), 2);
167
     3
                    call write(0, @chars(0), 2, @status);
call write(0, @(' '), 2, @status);
148
     3
169
     3
170
     3
171 2
               call cr$1f;
172 2
             end print$str;
             print$buff: procedure (ptr, cnt);
173 1
             /* This procedure prints cnt number of buffer contents starting at ptr. */
174 2
             declare ptr pointer,
                     bt based ptr (1) byte, chrom (S) polares based w
                     (i, i) bute,
                     ent word:
                                                                                      292010-41
```

Traffic Simulator/Monitor Station Program (Continued)

```
2 if cnt > 16 then
2 do;
3 i = shr(cnt, 4) - 1;
175
176
177
                                        do j = 0 to i;
178
                                              call write$address(@bt(16*j));
179
                 call write address (ept (16*j)); (16); (16*j); (16)
180
          4
           4 if (j = 20) or (j = 40) or (
4 call pause;
          4070229
                                          if (j = 20) or (j = 40) or (j = 60) or (j = 80) then
181
                                                                 (fimil) zedějehětue liej
183
                                      i = i + 1;
           3
184
                               if cnt-16*i <> O then call write$address(@bt(16*i));
185
           3
                          call print*str(@bt(16*i), cnt-16*i);
end;
187
           3
188
           3
189
           2
                               else
                               call write$address(@bt(O));
190
           3
191
           3
                                      call print$str(@bt(O), cnt);
192
           3
193
           2
                         end print$buff;
                             on This procedure puts an eddress types in heradecinal to the spot
                        readSint: procedure (limit) dword;
194
                         /* This procedure reads integer characters and forms an integer. If the
                              integer is bigger than 'limit' or an overflow error is encounterred, then
                              an error message is printed. */
                         declare (wd, wh, limit) dword, 07309 .003 .104839 .105881 Ifan
195
                                        (wd, wh, limit) dword.

(i, j, k, done, hex, dover, hover) byte; injust a limit of the control o
196
          2
                                do forever:
                                      call read(1, @c$buf, 80, @actual, @status); = i, k = skip; hex, done, dover, hover = false;
197
           3
198
           3
199
           3
200
                                       wd, wh = 0;
                                        j = char$to$int(c$buf(i));
201
           3
                                       202
205
                                               if not dover then allow = (1-allobe sale
                                                      if wd > 429496729 then dover = true; in a
206
                                                     else if (wd = 429496729) and (j > 5) then dover = true;
208
210
                                               wd = wd*10 + j;
                                               if not hover then if wh > OFFFFFFFH then hover = true;
211
                                               wh = wh*16 + j; nedf are for 41
214
215
                                              i = i + 1;
                                               j = char$to$int(c$buf(i));
216
217
           4
                    m) to ( end; o
                  if ((c$buf(i) <> 'H') and (c$buf(i) <> 'h') and (c$buf(i) <> ODH) and (c$buf(i) <> OAH) and (c$buf(i) <> '')) or (i = k) then (call writeln(0, @(ODH, OAH, 'Illegal character'), 20, @status);
218
           3
219
                   (leurance else, C' Com red ni gearbo ne vaina 19 (Olatino Ilea 1
220
                                            if (c\$buf(i) = 'H') or (c\$buf(i) = 'h') then hex = true;
223
          4
                                               if hex then
                                                                                                                                                                  292010-42
```

Traffic Simulator/Monitor Station Program (Continued)

call writeln(0, @('.'), 1, @status);

call read(1, @c\$buf, 80, @actual, @status);

addr(m-1) = shl(j, 4);

j = char\$to\$int(c\$buf(i+1));

if j = OFFH then err = true;

else addr(m-1) = addr(m-1) or job son 1:

J = char\$to\$int(c\$buf(i));0 ... udest ... ibser ilas if j = OFFH then err = true; else

(1) j. h. done, her cover, hover)

if (m = ODH) or (m = OAH) or (m = 'h') or (m = "H') or (m = ' ')

end;

else

put\$address: procedure(where);

(i, j, m, err) byte,

i = skip; madud (mi m = address\$length;

do while (m <> 0) and not err;

end; sout = revob made exterPRSA < bu fittering in revol (p/= i(+ (2;) bms (estagaesA + bu) fit sale

m = m - 1;

Le not nover then if wh > OFFFFFFFH then howeing the structure of the structure

4 (HEO O (2) **GET) butthen return; **GET) but (**HO (2) **GET) 12
4 GET (**E end; (**C) (**) **GET) but (**HO (**) (**) **GET) but (**GET) but (**GE

err = false;

else do;

if not err then

do;

end put\$address;

location 'where'. */

declare where pointer,

end;

end read\$int;

call out\$dec\$hex(limit);



225

227 228

229

231

233

234

235 3

236 3

237 238 1

239 2

241

243

244

245

246

247 249

250

251

252 5

254

255 256 257

258 259

260

261

262

263 264

265

266

267 268 2

3

3

4


4

5

5

4

2



292010-43

Traffic Simulator/Monitor Station Program (Continued)

end; - red medf ('d' = (1)900000) on ('H' = (1)900000) 11

m = c\$buf(i); ((1) Audebitmite (4 and 2 = 1

call writeln(O, @(ODH, OAH, " Illegal character'), 20, @status);

call write(0, @(' Enter an address in Hex ==> '), 29, @status);



```
269
             percent: procedure;
             /* This procedure calculates and prints a network percent load generated
                by this station. The equation used in this procedure was obtained
                from actual measurements. */
270
     2
             declare i word,
                     (j, k) dword,
                     pcent (3) byte:
                 j = (tbd.act$count and 3FFFH)*8; if not ad$loc then k = (2*address$length + 2 + crc + preamble)*8;
271
272
274
                 else k = (crc + preamble)*8;
275
                 if delay <> 0 then
             $IF NOT SBC18651
                 i = low((1000*(j + k))/(1805 + k + 5*double(delay) + j));
276 2
                 i = low((1000*(j + k))/(2021 + k + 5*double(delay) + j));
                       w = 1894 actscount and SFFFH) + addressingsh = 2 4 2 e 2 e 2 e 2
             SENDIF
277 2
    (Substantial SIF NOT SBC18651 ) manager research (Substantial Section 1)
                 i = low((1000*(j + k))/(1810 + k + j));
           . SELSE
                 i = low((1000*(j + k))/(2026 + k + j));
                 call intstosasci(i, 10, 0, epcent(0), 3);
278
279
                 call write(O, @pcent(O), 2, @status);
call write(O, @('.'), 1, @status);
280
                 call write(0, epcent(2), 1, estatus);
call writeln(0, e(' %'), 2, estatus);
281
      2
282
             end percent;

print*network*addr: procedure (ptr);
283
     2
284
             /* This station's address is printed with its least significant bit
               in the most right position. */
                     ptr pointer,
addr based ptr (1) byte,
285
     2
             declare ptr pointer,
                     char (6) byte, companies is Containe ilea
                     i byte:
                                                                                      292010-44
```

Traffic Simulator/Monitor Station Program (Continued)



```
do i = 1 to address$length;
                                                 char(i-1) = addr(address$length-i);
 287
 288
              3
                      bedaramendaol
                            hand call printsstr(@char(O), address$length); and assault a
289
            2
290
                                end print$network$addr;
291 1
                                print$parameters: procedure;
                               /* This procedure prints transmission parameters. */clobs son 4
                                                                           else k = (cnc + promote)*60;
if delay O O then
292
                               declare w dword,
                                                 stgs (6) byte;
293
                                         call write(0, @(' Destination Address: '), 22, @status);
                                         if not ad$loc then
294
                                                 call print$network$addr(@transmit.dest$adr(O));
295
296
              2
                                                 call print$network$addr(@tx$buffer(0));
297
                                         if not ad$loc then
              2
                                        w = (tbd. act$count and 3FFFH) + address$length * 2 + 2 + crc;
else w = (tbd. act$count and 3FFFH) + crc;
298
299
                                         call write(O, @(' Frame Length: '), 15, @status);
300
                                         call write$int(w, O);
301
302
                                         call writeln(0, @(' bytes'), 6, @status);
call write(0, @(' Time Interval between Transmit Frames: '), 40, @status);
303
304
                                         if delay <> 0 then
305
                                $IF NOT SBC18651
306 3
                                                  w = 1810 + (double(delay) - 1) * 5;
                                                                                              1 = 1aw((1000e() + 2))/(2026 + 2 + 1));
                                $ELSE
                                                 w = 2026 + (double(delay) - 1) * 5;

(double(delay) - 1) * 5;

(authorized to the state of the s
                                SENDIF
307 3
308
             3
309
                                                  do:
                                                          call write(0, @stgs(0), 2, @status);
call write(0, @('.'), 1, @status);
310
311
                                                            call write(0, @stgs(2), 2, @status);
312
313
                                                            call writeln(0, @(' miliseconds'), 12, @status);
314
                                                  end;
                                   Tid inelse ingir tenel ett ditte benning et asertbe a molitate eid? et
315
                                                  do;
316
                                                        call write(0, @stgs(0), 5, @status);
call write(0, @('.'), 1, @status);
317
                                                            call write(0, @stgs(5), 1, @status);
318
319
                                                            call writeln(0, @(' microseconds'), 13, @status);
                                                  end;
320
321 3
                                       end;
322 2
                                        else
                                                                                                                                                                                                            292010-45
```

Traffic Simulator/Monitor Station Program (Continued)



```
SIF NOT SBC18651
                                      call writeln(0, @(' 159.4 microseconds'), 19, @status);
                             $ELSE
                                      call writeln(0, @('172.8 microseconds'), 19, @status);
323
            2
                                     call write(0, @(' Network Percent Load generated by this station: '), 49,
                                                                                                       (estatus);
             2
                                      call percent;
324
                                      call write(O, @(' Transmit Frame Terminal Count: '), 32, @status);
325
             2
                                      if stop then call write$int(stop$count, dhex);
             2
326
328
                                             else call write(O, @('Not Defined'), 11, @status);
329
             2
                                      call cr$1f;
                                                                                   output (FICSEDIBIAD) = EDIBCHDOBIBO.
330
             2
                            end print$parameters;
331
                             print$scb: procedure; (881800M38103 * (68181038314) tugtue
                             /* prints the SCB */
332
             2
                                      call writeln(O, @(ODH, OAH, '*** System Control Block ***'), 30, @status);
333
             2
                                      call print$wds(@scb.status.48)an Journated bevissed amana #4
             2
                                                                                    14 (scb. status and 4000H) = 4000H than
334
                            end printssch;
335 1
                             wait$scb: procedure;
                             /* This procedure provids a wait loop for the SCB command word to
                                   become cleared. */
                                                   word: 1 + emrentetrame = currentetrame = 1 : currentetrame = 3 than currentetrame = 2 than 
336 2
                             declare i word;
                                     i = 0;
337
                                      do while (scb.cmd <> 0) and (i < 8000H);
338
            2
339
            3
                                          i = i + 1;
340
            3
                                      end;
341
                                     if scb. cmd (> O then next HODOS = (HODOS bas surese das) it
342
                                             do:
343
                                                 call write(O, @(ODH, OAH, ' Wait Time = '), 15, @status);
                                                      call write*int(i, 0); #00000 = 6m3.dba
344
345
                                                      call cr$lf;
346
            3
347 2
                            end wait$scb; neds HODOAO w 1HODOAO bina sufets fragmant
                            start$timerO: procedure; invoidants = invoid tos quiel 11
348 1
                            /* 80186 timerO is started. */
                                                                                                                                                                                            292010-46
```

Traffic Simulator/Monitor Station Program (Continued)

```
output(TIMERO$CTL) = OEOOOH;
    2
349
          350
          isr: procedure interrupt INT$TYPE$586 reentrant;
351 1
           /* interrupt service routine for 82586 interrupt */
          declare it bute; basarante basal search streated 12 Oresire lies
352 2
    e(sudsedan)
             /* Enable 82586 Interrupt */
         sir SBC18651 (1986) Announced and Announced Files
             output (PIC$EDI$130) = EDI$CMD0$130;
             enable:
          SEL SE
353 2
             output (PICSEOIS186) = EOISCMDOS186;
354 2
             enable;
  call writelnio. 0100H. OAH. 'see System Control Block wee's, 30, Gasatus);
             /* Frame Received Interrupt has the highest priority */
             if (scb. status and 4000H) = 4000H then
355 2
356 2
357 3
             disable;
scb.cmd = 4000H;
    3
358 3
                output (CA$PORT) = CA;
359
360
                call wait$scb;
            if rfd(current$frame). status = OAOOOH then
    3
361
362
    3
                 do;
                  receive$count = receive$count + 1;
363
                    current$frame = current$frame + 1;
364
     4
365
                   if current$frame = 5 then current$frame = 0;
367
                end;
                return: (HOOGS > 1) Sea (D <> heb (22) silde ob
368
    3
    3
             end;
369
    2
             if (scb. status and 2000H) = 2000H then
370
371
             doi
          teuted: disable: = amit trak * MAO MOONE OFFITH EIES
372
    3
                scb. cmd = 2000H;
373
    3
                 scb. cmd = 2000H;
output(CA$PORT) = CA;
    3
374
375
    3
                call wait$scb;
376
    3
                 enable;
377
                 if (transmit.status and OAOOOH) = OAOOOH then
378
    3
                 do;
379
                  count = count + 1;
    4
                    if (stop and (count = stop$count)) then return;
380
382
    4
                    else
                    do;
                                                                     292010-47
```

Traffic Simulator/Monitor Station Program (Continued)





```
transmit. status = 0;
                             384
     5
                         if delay = 0 then
                            disable;
385
     5
                         do;
386
     6
387
     6
                            388
     6
389
     6
390
     6
                         end;
391
     6
                         else
392
     5
        call start$timerO;
                         do;
393
     6
394
     6
       claudedad end;
395
     6
396
                      end;
     5
397
                  end;
                 if (transmit.status and 0020H) = 0020H then seed deast 4:
398
     3
                      transmit. status = 0; nend youd goet 12
399
                  do;
400
401
                      disable;
scb. cmd = 0100H; HAO HAO S OF TEST IN ILES
402
                      output (CA$PORT) = CA; (MOSOO = becomes
403
                      call wait$scb; AAO = (TRD$AAO) Rugfus
404
405
406
                  end;
       if (transmit status and 0400H) = 0400H then
407
     3
408
     3
                  do;
                      call write(0, @(ODH, 'No Carrier Sense!', ODH), 20, @status);
409
410
                      transmit. status = 0;
411
                      disable;
                      scb. cmd = 0100H;
412
                      output (CASPORT) = CA;
413
                      call wait$scb;
414
                  return;
end;
if (transmit.status and 0200H) = 0200H then
415
416
                 end:
     3
417
418
     3
                  do:
                      call write(0, @(ODH, 'Lost Clear to Send!', ODH), 22, @status);
419
                      transmit. status = 0;
disable;
scb. cmd = 0100H;
420
421
422
                      output (CA$PORT) = CA;
423
424
                      call wait$scb;
425
                     return;
426
                  end;
427
     3
                  if (transmit status and 0100H) = 0100H then
428
     3
429
                     call write(O, @(ODH, 'DMA Underrun!', ODH), 16, @status);
430
                      transmit. status = 0;
431
432
                     scb. cmd = 0100H; (681860M38103 = (681810383151#uggue
433
                     output (CA$PORT) = CA;
434
                     call wait$scb;
435
    4
                     return;
436
                  end;
437
    3,000
              end:
438
              if (scb. status and 8000H) = 8000H then
                                                                         292010-48
```

Traffic Simulator/Monitor Station Program (Continued)



```
disable;
scb. cmd = 8000H;
output (CASPORT) = CA;
440 3
441 3
442 3
443 3
                     output (CA$PORT) = CA;
call wait$scb;
444
      3
                 end:
                 end;
if (scb. status and 1000H) = 1000H then
445
446
                     disable;
scb.cmd = 1000H;
output (CASPORT) = CA;
call waitscb:
                 do;
448
449
450
      3
                   call wait$scb;
call write(0, @(ODH, ' Receive Unit became not ready.', ODH), 33,
451
      3
                                                                              @status);
452
     3
                 end;
453
     2
                 if reset then made HOSOO = (HOSOO and sudate dimension) to
454
      2
                     if iscp. busy then O = guyata stmenars
455
456
                        call writeln(O, @(ODH, OAH, ' Reset failed.'), 16, @status);
457
                        disable;
scb.cmd = OOBOH;
output (CASPORT) = CA;
call wait&scb;
output (CASPORT) = CA;
458
459
      4
460
461
462
                         call writeln(0, @('Software Reset Executed!'), 25, @status);
463
        end; else reset = false; 700 00 .1000)% (Olestine flat
464
465
466
      3
467
      2
             end isr;
             tx#isr: procedure interrupt INT#TYPE#TIMERO;
468 1
             /* interrupt survice routine for 80186 timer interrupt*/
                 scb. cmd = 0100H; 0 = 200542 Jinanard output(CASPORT) = CA; 1216521b
469
470
      2
471
                 call wait$scb;
             $IF SBC18651
                 output(PICSEDI$130) = EDI$CMD4$130;
                   utput(PICSEDIS186) = EDISCMDOS186;
                 output(PICSEDIS186) = EDISCMD0$186;
             SEI SE
                 output(PICSEOIS186) = EOISCMD48186; MOOIO = bas das
472 2
             SENDIF
473 2
             end tx$isr;
                                                                                      292010-49
```

Traffic Simulator/Monitor Station Program (Continued)

```
$IF SBC18651
            isr$7: procedure interrupt INT$7; HOO = tomamire_itomathsugsuc
            /* The 80130 generates an interrupt 7 if the original interrupt is not
              active any more when the first interrupt acknowledge is received. */
                call write(0, @(ODH, 'Interrupt 7', ODH), 13, @status);
            end isr$7:
            $ENDIF
            read$byte: procedure (k) bute;
474
475
            declare k word:
             call write(0, @(ODH, OAH, 'Enter byte '), 14, @status);
476
        call out$dec$hex(k);
477
               call out$dec$hex(k1);
call write(0, @(' ==> '), 5, @status);
478
479
         return read$int(OFFH);
     2
480
     2
            end read$bute;
            init$186$timerO: procedure; 75583 * PAS MODIS CONTINUE (Las
481
            /* This procedure initializes the 80186 timer 0. */
492
            declare i bute:
            $IF SBC18651
                output(INT$CTL$TIMERO) = 8;
                call write(O, @(ODH, OAH, 'Enter a delay count ==> '), 27, @status);
                delay = read$int(OFFFFH);
                if (delay < 100) and (delay <> 0) then do:
   in assessba doint
                   call cr$1f;
                   call cr$14:
                call loop$char(35, '*'); will down blunk '19 .01airs 11a
                   call write(0, @(' WARNING '), 9, @status);
                   call loop$char(35, '*');
                   call writeln(O, @(ODH, OAH, 'A delay count between O and 100 may be very ',
                   'dangerous when this station starts'), 80, @status);
call writeln(0, @('to receive many frames separated only by the ',
                           'IFS period (9.6 microseconds). '), 75, @status);
                   call writeln(0, @('If this station never receives a frame, then ', 'ignore this warning.''), 65. @status);
call loop$char(79, '*');
                   call loop$char(79, '*');
   (* .... end; /
               output(MAX$COUNT$A) = delay;
                call cr$1f;
                output(PIC$MASK$186) = 3EH;
                                                                                292010-50
```

Traffic Simulator/Monitor Station Program (Continued)



```
$E1SE
 483
                                      output(INT$CTL$TIMERO) = OCH;
                        call write(O, @(ODH, OAH, 'Enter a delay count ==> '), 27, @status);

delay = read$int(OFFFFH);

output(MAX$COUNT$A) = delay;
 484
  485
  486
 487
                                      488
             2
                             $ENDIF
 489
                             end init$186$timerO;
 490
                              setup$ia$parameters: procedure;
 491
                              declare i byte;
 492
             2
                                      call write(O, @(ODH, OAH, 'Configure the 586 with the prewired'
                                                                                                        ,' board address ==> '), 57, @status);
                                     do i = 0 to address$length - 1;
 493
 494
                                            ia$setup.ia$address(i) = input(BOARD$ADDRESS$BASE + 10 - 2 * i);
 495
             3
                                      end;
 496
             3
 497
                                     else
                                     do;
                                            call write(O, @(ODH, OAH, 'Enter this station''s address',
 498
             3
                                                                                                                             ' in Hex ==> '), 43, @status);
                                             call put$address(@ia$setup.ia$address(O));
500
                                     end;
             3
            2
501
                             end setup$ia$parameters;
                             setup$mc$parameters: procedure;
                   declare (j. k. done) byte: 38 6 49893 HAG HOOR OFFITTE IIs
503
504
                                     call writeln(O, @(ODH, OAH, 'You can enter up to 8 Multicast Addresses.'),
505
            2
                                                                                                                                                                       45, @status);
            2
                                     done = false:
506
                                     call write(0, @(' Would you like to enter a Multicast Address?',
            2
507
                                                                         e; (Y or N) ==> '), 59, @status);
508
            2
                                     do while not done;
509
            3 d gam
                              Out bos if yes, then much using A' HAO MOOTS Onisting flee
510
           do;

4 vir d vir a k = j * address$length; a a vir a doriginal lies

4 vir d vir a k = j * address$length; a vir a doriginal lies

4 vir d vir a vir a
511
512
513
                                          coulfy = 9 then minrap aids stongs
514
515
516
                                                             call write(O, @(' You already entered 8 Multicast addresses.'),
                                                                                                         igaish = (AeTMUQCexA43, (@status);
517
            5
                                                              done = true;
518
            5
                                                     end;
519
                                                     else
                                                      do;
520 5
                                                              call write(0, @(' Enter a Multicast Address ==> '), 31, @status);
                                                                                                                                                                                        292010-51
```

Traffic Simulator/Monitor Station Program (Continued)



```
call put$address(@mc$setup.mc$address(k));
521
            5
                                                         call write(O, @(ODH, OAH, ' More Multicast Addresses?',
522
           5
                                                                                 ' (Y or N) ==> '), 42, @status);
523
         5
                                                end;
524
                                        end;
        3
                                       else done = true; a base) seeres = seetentha simenant
525
                                  end;
526
                                  if j = 9 then j = j - 1;
527
                                  mc$count = address$length * jAO 40019 0181110 1182
529
530
                                  mc$setup. mc$byte$count = mc$count;
                                  call write(0, @(ODH, OAH, 'You entered '), 15, @status);
531
532
                                  call write$int(j, 0);
                     call writeln(0, @(' Multicast Address(es), '), 23, @status);
534
          2
                         end setup$mc$parameters;
535 1
               declare (k, j) byte;
         2
536
537 2 Care configure bytescht = 11; woll MAG MGO19 (C) MISSING (In)
538 (2 dodds configure. info(0) = 8;
539 2 configure. info(1) = 0; radmin s rain3 (16 dodding [las
540 2 configure.info(1) = 0;
541 2 configure.info(3) = 0;
542 2 configure.info(4) = 96;
543 2 configure.info(5) = 0;
                               configure.info(5) = 0;
configure.info(6) = OF2H;
configure.info(7) = 0;(0) = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 1
         2
544
545
                                configure.info(8) = 0;
configure.info(9) = 64;
546
           2
547
           2
548
                                 1 = 0;
                                 j = 0;
call write(0, @(ODH, OAH, 'Configure command is set up for default',
   'values.', ODH, OAH, 'Do you want to change any bytes?',
   '(Y or N) ==> '), 99, @status);
549
550
           2 do while yes:
                                do while j = 0;
call write(0, @(ODH, OAH, 'Enter byte number (1 - 11) ==> '), 34,
551
552
                                                                                                                 estatus); 200
                      ( <= sadmum j = readSint(11);HAO (HGO)S (O)STATE [Is]
553
        if j = 0 then

4 call write(0, @(ODH, OAH, 'Illegal byte number'), 22, @status);
554
555
                                 endia a
                                        if j = 1 then configure. bytescnt = readSbute(j);
557
           3
       3
559
                      else configure info(j - 2) = read$byte(j);
560
                                         1 = 0;
                     j = 0;
call write(0, @(ODH, OAH, 'Any more bytes? (Y or N) ==> '), 32,
561
                                                                                                                                                               (estatus):
                                 preamble = shl(1, shr((configure inro (2, and O7H; address$length = configure info(2) and O7H; address$length = 0;
563
           2 preamble = sh1(1, shr((configure.info (2) and 30H), 4)+1);
564
565
567
                                 ad$loc = shr((configure.info(2) and OBH), 3);
568
                                 if shr((configure.info(7) and 20H), 5) then crc = 2; else crc = 4;
571
         2
                                 if shr((configure.info(7) and 10H), 4) then crc = 0;
573 2
                      end setup$configure$parameters;
                                                                                                                                                                        292010-52
```

Traffic Simulator/Monitor Station Program (Continued)



```
setup$tx$parameters: procedure; declare (size, i) word;
  574
  575
                 2
  576
                                                       no$transmission = false;
                 3
  577
                                                          transmit. bd$offset = offset (@tbd.act$count);
  578
                  3
                                                          if not ad$loc then

do;

call write(0, @(ODH, OAH, # ##gnal@ada_bbs = #pupp&pm
  579
                 3
  580
                 3
                                                          do;
  581
                                                                                'Enter a destination address in Hex ==> '), 42, @status);
                                                           (au call put$address(@transmit.dest$adr(O)); () stirm.flee
  582
  583
                                                  else call writeln(O, @(' 82586 is configured to pick up DA, IA,',
  584
                3
                                                                                                      ' and TYPE from TX buffer. '), 64, @status);
  585
                 3
                                                          call cr$1f;
                                                          if not ad$loc then
  586
                 3
  587
                 3
                                                          do;
  588
                                                                     call write(0, @(ODH, OAH, 'Enter TYPE ==> '), 18, @status);
                                                                     transmit.type = read$int(OFFFFH); (adud (6 48) eralous
  589
  590
                                                         call writeln(O, @(ODH, OAH, ' How many bytes of transmit data?'), 35,
                3
                                                          call write(0, @(' Enter a number ==> '), 20, @status);
                                                                                                                                          configure. info(2) = 26N0 configure. info(2) = 01 configure info(4) = 961
  593
                                                          size = read$int(1518);
  594
                                                          tbd. act$count = size or 8000H;
  595
                                                          if size <> 0 then
  596
                                                        do;
                                                                    tbd. link$offset = OFFFFH; (HE30 = (a)atmi.stupitmes
 597
 598
                                                                     tbd. adO = offset (@tx$buffer(O)); = (T)ofal equalities
                                                                     tbd. ad1 = 0;
                                                                                                                     configure, info(8) = 0:
configure, info(9) = 66:
 599
 600
                                                                    do i = 0 to 1517;
 601
                                                                              tx$buffer(i) = i;
                                                                   end; si branco srugisno ' HAO HGOIS (Distinu IIs)
call writeln(0, so use of ' HAO HGO ' seulov'
 602
                      is instable to end; si
                   e(ODH, OAH, 'Transmit Data is continuous numbers (0, 1, 2, 3, ',
                                                                                                                                                                                 '....)'), 57, @status); 088
                                                                   call write(0, @(' Change any data bytes? (Y or N) ==> '), 37,
 604
                                                                  do while yes:
 605
                                                                         call write(0, @(ODH, OAH, 'Enter a byte number ==> '),
 606
               5 address SS (Creamunis = read$int(size); SCO18 (Olerton 12) 27, @status);
 607
 608
                                                                              call write(O, @(ODH, OAH, ' Byte '), 8, @status);
 609
                                                                     call out$dec$hex(i);
 610
                                                                              call write(0, @(' currently contains '), 20, @status);
 611
                                                                               call out$dec$hex(tx$buffer(i));
 612
                5 % (call write(0, @('.'), 1, @status);
614
               5
                                                                              call write(O, @(ODH, OAH, 'Any more bytes? (Y or N) ==> '),
                                                   call write(O, @(ODH, UAH, 'Any more bytes? (Y or N) ==> '),

(In the MDD has been and the state of the state 
615
                5
616
             4
617
             3
                             transmit.bd$offset = OFFFFH; no (%) and (%) an
61R
             3
                                                                                                                                           тетиземата «Затирій позбаціта» апа 292010-53-а
```





```
619
                   call init$186$timerO;
                   call init$186$timerO; call write(O, @(ODH, OAH, ' Setup a transmit terminal count?',
620
     3
                                  OCTABORASTOS = '((Y or N) ==> '), 49, @status);
621
      3
622
     3
                   do;
stop = true;
623
                      call write (O, @(ODH, OAH, 'Enter a transmit',
624
     4
                                                'terminal count ==> '), 39, @status);
                      stop$count = read$int(OFFFFFFFH);
625
     4
626
                   end;
                                    output (PickEDI4186) = ECI4CHD04186;
627
     3
                   else stop = false;
628
                   call cr$1f;
629
                   call cr$1f;
630
                   call print$parameters;
                   call write(0, @(ODH, OAH, ' Good enough? (Y or N) ==> '), 29,
631
     3
                                                     (estatus);
632
     3
                   if yes then return;
634
635
     2
            end setup$tx$parameters;
            loop$char: procedure (i, j);
declare (i, j, k) byte;
637
     2
638
     2
639
     3
                   call write(O, @j, 1, @status);
640
     3
641
     2
            end loop$char;
642
            init: procedure;
            declare i byte;
643
     2
644
     2
               call cr$1f;
645
     2
               call loop$char(13, OAH);
646
               call loop$char(15, ' ');
               call loop$char(15, ' ');
call writeln(0, @('TRAFFIC SIMULATOR AND MONITOR',
647
     2
               call loop$char(7, OAH);
648
     2
               call writeln(0, @(ODH, OAH, 'Initialization begun'), 23, @status);
649
     2
     2
650
               call cr$1f;
651
     2
               reset = true;
               cur$cb$offset = OFFFFH;
652
     2
               curscbsoffset = OFFFFH;
output(ESIsPORT) = NOsLOOPBACK;
653
               654
655
               dhex = false;
               /* set up interrupt logic */
               call set$interrupt(INT$TYPE$586, isr);
               call set$interrupt(INT$TYPE$TIMERO, tx$isr);
657
           $IF SBC18651
                                                                               292010-54
```

Traffic Simulator/Monitor Station Program (Continued)

```
call set$interrupt(INT$7, isr7);
      output (PIC$EOI$130) = ENABLE $000$130;
output (PIC$EOI$130) = EOI$CMD0$130;
output (PIC$EOI$130) = EOI$CMD0$130;
output (PIC$EOI$186) = EOI$CMD0$186;
              output (PIC$MASK$130) = ENABLE$586$186;
    output (PIC$VTR$186) = 30H;
                 output (PIC$EOI$186) = EOI$CMDO$186;
output (PIC$EOI$186) = EOI$CMD4$186;
output (PIC$MASK$186) = ENABLE$586;
658
      2
659
660
      2
   /* locate iscp */
661 2
                 iscpsptr = ISCPsLOCsLO;
                  /* set up fields in ISCP */
662
      2
                 iscp. busy = 1;
                 iscp.scb$b(0) = SCB$BASE$LO;
iscp.scb$b(1) = SCB$BASE$HI;
iscp.scb$o = offset (@scb.status);
663
664 2
665
                 /* set up SCB */
666 2
                 scb. status = 0;
                  scb.cbl$offset = offset (@diagnose.status);
667
668 2
                  scb.rpa$offset = offset (@rfd(O), status);
                 scb. rpasoffset = offset (%). over scb. crcserrs = 0;
scb. almserrs = 0;
scb. rscserrs = 0;
scb. ovrnserrs = 0;
669
669 2
670 2
671 2
672 2
                  /* set up Diagnose command */

diagnose. status = 0;

diagnose. cmd = 7; CM CMA ROTALUNIE DIVERST 18 . OPTISTER III.
673 2
674 2
            diagnose. link$offset = offset (@configure. status);
675
            diagnose. linksoffsev - order diagnose.
                configure. status = 0;
676 2
677
678 2
                  configure. link$offset = offset (@ia$setup. status);;
680
                 call setup$configure$parameters; MARROLL = (TROCATRATEQUED)
                 /* set up IA command */
                 ia$setup.status = 0; ('sa' .003920VTETHI); querisintaine [[6] ia$setup.cmd = 1; 'sa' a' .00390TETHING querisintaine [[6] ]
681
682
      2
683
                  ia$setup.link$offset = offset (@mc$setup.status);
      2
                  call setup$ia$parameters;
                                                                                          292010-55
```

Traffic Simulator/Monitor Station Program (Continued)



```
/* set up MC command */
                                  mc$setup.status = 0;
685 2
                                   mc$setup.cmd = 8003H;
mc$setup.link$offset = OFFFFH;
484
487
688 2
                                    call setup$mc$parameters;
                                    cell writeln(O. e(ODH. OAH. ' Commands are 'J. 16. detatus); cell criteln(O. e(ODH. OAH. ' S - Setup CB D - Dir
   transmit.status = 0;
690 2 transmit.status = 0;
691 call writeIn(0, @(ODH, OAH, ' Would you like to transmit?'), 30, @status);
691 2 call write(0, @('Enter a Y or N ==> '), 20, @status);
692 2 if yes then
692 2
                                694
          3
695
                                eudes transmit bd$offset = offset (@tbd.act$count); | [asker | Has
696
697
                                          call setup$tx$parameters;
                                   end;
698
          3
699
                                   else no$transmission = true;
                                   /* initialize receive packet area */
                               do i = 0 to 3;
700
701
                                   702
                                           703
                                          rfd(i).bd$offset = OFFFFH;
rbd(i).act$count = O;
            3 rbd(i).next$bd$link = offset (@rbd(i+1).act$count);
707
                               rbd(i).adO = offset (@rbuf(i).buffer(O)); Olas And (las
          3 rbd(i).ad1 = 0;
3 rbd(i).size = 1500;
708
709
           3
710
                                   rfd(O).bd$offset = offset (@rbd(O).act$count);
711
          2 rfd(4).status = 0; sensed bears 19 Onie 12 lab 2 rfd(4).el$s = 0;
712
713
                                   rfd(4).link$offset = offset (@rfd(0).status);
714
                                rfd(4). bd$offset = OFFFFH;
rbd(4). act$count = O;
715
716
          2 rbd(4) nextsbd$link = offset (@rbd(0).act$count);
2 rbd(4).adO = offset (@rbuf(4).buffer(0));
717
718
719
                                   rbd(4).ad1 = 0;
                                   itestically and one on the deal of the country of t
                                  count = 0;
receive$count = 0; c== OUR result HAO HOOM OPETIM flex
current$frame = 0;
722
                                   /* issue the first CA */
                                                                                                                                                                                  292010-56
```

Traffic Simulator/Monitor Station Program (Continued)



```
724
                  output(CA$PORT) = CA;
725
      2
              end init;
726
              print$help: procedure;
                  call writeln(O, @(ODH, OAH, 'Commands are:'), 16, @status);
call writeln(O, @(ODH, OAH, 'S - Setup CB D - Display RFD/CB'),
45, @status);
727
728
                                                         C - SCB Control CMD'), 44,
729
                  call writeln(O, @(' P - Print SCB
                                                                                          estatus);
730 2 2 N - ESI Loopback Off'), 45,
                                                                                         (estatus);
                  call writeln(O, @(' A - Toggle Number Base'), 23, and any
731
                                                                                         (estatus);
                  call writeln(0, @(' Z - Clear Tx Frame Counter'), 27, @status), call writeln(0, @(' Y - Clear Rx Frame Counter'), 27, @status);
732
733
                  call writeln(0, @('E - Exit to Continuous Mode'), 28, @status);
734
735
              end print$help;
736 1
737 2
              enter$scb$cmd: procedure; Am same delang evision stillsiding et
              declare i byte;
              /* enter a command into the SCB */
                  call cr$16; (200582 (1+1)8598) destine = restrociant (2)859
738
                  if scb. cmd <> 0 then
739
740
     2
                  do;
                       call writeln(O, @(' SCB command word is not cleared'), 32, @status);
741
                      call write(n, e(' SCB command word is not trace N) ==> '),
call write(0, e(' Try a Channel Attention? (Y or N) ==> '),
39, estatus);
742
     3
                      if yes then
744
                      do;
                           output(CASPORT) = CA; bars; tealing = realinged (0) ba
745
746
                           call writeln(0, @(' Issued channel attention'), 25, @status);
747
                           call cr$1f;
748
      4
749
      4
                  end;
750
      3
751
      2
                  call write(0, @(' Do you want to enter any SCB commands? (Y or N) ==> '),
                                              refrut (Alfudre) factor = One 53, @status);
752
      2
                  if not yes then return;
754
                  call write(0, @(ODH, OAH, 'Enter CUC ==> '), 17, @status);
755
                  i = readSint(4);
756
                  scb. cmd = scb. cmd or sh1(double(i), 8);
if i = 1 then scb. cb1$offset = cur$cb$offset;
757
759
                  call write(0, @(ODH, OAH, 'Enter RES bit ==> '), 21, @status);
760
                  i = read$bit;
                  scb.cmd = scb.cmd or shl(i, 7);
call write(0, @(ODH, OAH, 'Enter RUC ==> '), 17, @status);
761
      2
762
      2
      2
763
                  i = read$int(4);
764
                  scb. cmd = scb. cmd or shl(i, 4);
                                                                                             292010-57
```

Traffic Simulator/Monitor Station Program (Continued)



```
if (((scb.cbl$offset = offset (@transmit.status))
 765
                            and ((scb. cmd and 0100H) = 0100H)) or ((scb. cmd and 0010H) = 0010H)) and not ((scb. cmd and 0080H) = 0080H) then goback = 1:
 766
                            then goback = 1;
                      call writeln(O, @(ODH, OAH, 'Issued Channel Attention'), 27, @status);
 767
 768
                      call cr$1f;
                      output(CA$PORT) = CA; PETSTAMOTESTERNESSQUESS [[E
        2
 769
770
        2
                 end enter$scb$cmd;
771
                 print$type$help: procedure;
       1
                     772
 773
 774
 775
776
777
        2
                 end print$type$help;
778
        2
 779
                 setup$cb: procedure;
declare (t, valid) byte;
                 setup$cb: procedure;
780
        2
                      valid = false;
                      do while not valid;
783
        3
                           call write(O, @(ODH, OAH, 'Enter command block type (H for',
                                                ' help) ==> '), 45, @status);
784
                           t = readschar; if (t \circlearrowleft 'H') and (t \circlearrowleft 'h') and (t \circlearrowleft 'T') and (t \circlearrowleft 't') and (t \circlearrowleft 'N') and (t \circlearrowleft 'n') and (t \circlearrowleft 'R') and (t \circlearrowleft 'r') and (t \circlearrowleft 'D') and (t \circlearrowleft 'd') and (t \circlearrowleft 'C') and (t \circlearrowleft 'c') and (t \circlearrowleft 'I') and (t \circlearrowleft 'm') and (t \circlearrowleft 'M') and (t \circlearrowleft 'm') and (t \circlearrowleft 'S') and (t \circlearrowleft 's') then call write(0, @(ODH, OAH, 'Illegal command block type'), 29,
785
        3
786
        3
                                               ((C) sera@quub@) destre = organeud soun (estatus);
787
                           if (t = 'H') or (t = 'h') then call print$type$help;
788
       3
                           else valid = true;
789
        3
                      if (t = 'N') or (t = 'n') then
790
        3
791
792
        2
                      do;
                        cur$cb$offset = offset (@nop. status);
793
        3
        3
                           nop. status = 0;
nop. cmd = 8000H;
795
        3
796
                           nop.link$offset = OFFFFH;
        3
797
        3
                     end;
798
                      if (t = 'I') or (t = 'i') then
799
                     do;
                           curscbsoffset = offset (@iassetup.status);
800
        3
                           ia$setup. status = 0;
ia$setup. cmd = 8001H;
801
       3
802
                           ia$setup.link$offset = OFFFFH;
803
       3
804
       3
                           call setup$ia$parameters;
805 3
                      end;
                                                                                                             292010-58
```

Traffic Simulator/Monitor Station Program (Continued)





```
806 2 if (1
                  if (t = 'C') or (t = 'c') then seems = justiceles does) %
809 3 configure.status = 0;
810 3 configure.cmd = 8002H;
811 3 configure.link%offset = 0FFFFH;
812 3 call setup$configure$parameters;
813 3 end;
              end;
if (t = 'M') or (t = 'm') then
do;
814
     2
             cur$cb$offset = offset (@mc$setup.status);
mc$setup.status = 0:
815
     3
816
                       mc$setup.status = 0;
mc$setup.cmd = 8003H;
817
     3 mc$setup.cmd = BOOSH;
3 mc$setup.link$offset = OFFFFH;
3 catus$mc$narameters;
818
819
    call setup$mc$parameters;

end;

if (t = 'T') or (t = 't') then
820
821
824 3 cur*cb*offset = offset (@transmit.status);
825 3 transmit.status = 0;
826 3 transmit.rmd = 80044
     transmit.status = 0;
transmit.cnd = 8004H;
transmit.link$offset = 0FFFFH;
call setup$tx$parameters;
end;
if (t = 'R') or (t = 'r') then
do;
cur$cb$offset = offset (@tdr.status);
tdr.status = 0;
tdr.cmd = 8005H;
tdr.link$offset = 0FFFFH;
827
828
829
830
831
      3 tdr.status = O;

3 tdr.cmd = 8005H;

3 tdr.linksoffset = OFFFFH;
832
833
834
835
836
      3
           bns (end; ) 'S') or (t = 's') then ('s) bns ('M' () s) to do; ('A' () s) bns ('M' () s)
                       tdr. result = 0;
     3 2 3
           bern ( end;
837
838
           curscbsoffset = offset (@dump.status);
839
     3
840
                       dump.status = 0;
dump.cmd = 8006H;
dump.link$offset = 0FFFFH;
841
      3
842
      3
     3
843
                       dump. buff$ptr = offset (@dump$area(0));
844
845
      3
                  end;
                  end;
if (t = 'D') or (t = 'd') then
do:
      2
846
            cur*cb*offset = offset (@diagnose status);
diagnose status = 0;
diagnose cmd = 8007H:
847
848
      3
849
      3
      3
850
                       diagnose. link$offset = OFFFFH;
851
                                                  nop. status = 0:
nop. cmd = 8000Hs
852
      3
853 2
              end setup$cb;
              display$command$block: procedure;
854
              declare (i, j) byte,
wh pointer,
sel selector,
855 2
                       w word;
                                                                                              292010-59
```

```
if curscbsoffset = OFFFFH then
                call write(O, @(' No Command Block to display'), 28, @status);
    2
858
859
              if curscbsoffset = offset (@nop. status) then
860
              do;
     3
                  call write(0, @('---NDP Command Block---'), 23, @status);
861
862
     3
                 call print$wds(@nop. status, 3);
              end;
863
     3
              if curscbsoffset = offset (@tdr. status) then
864
865
              do;
                  call write(0, @('---TDR Command Block---'), 23, @status);
866
     3
        call printswds(@tdr. status, 4); - 19 Design 160
867
868
     3
            end;
              if curscbsoffset = offset (@diagnose.status) then
869
870
              do
         call write(O, @('---Diagnose Command Block---'), 28, @status);
     3
871
                  call print$wds(@diagnose.status, 3);
972
     3
              end:
873
     3
874
              if curscbsoffset = offset (@transmit. status) then
875
              do;
876
     3
                  call write(O, @('---Transmit Command Block---'), 28, @status);
                  if not address$length then i = address$length;
877
     3
879
     3
                  else i = address$length + 1;
880
     3
                  if ad$loc then call print$wds(@transmit.status, 4);
                 else call print$wds(@transmit.status, i/2+1);
882
883
     3
                  call cr$1f;
884
     3
                  call cr$lf;
                  if transmit.bd$offset <> OFFFFH then
885
     3
886
     3
                      call write(O, @('---Transmit Buffer Descriptor---'), 33, @status);
887
888
                      call print$wds(@tbd.act$count, 4);
                      call write(O, @(ODH, OAH, OAH,
889
     4
                         ' Display the transmit buffer? (Y or N) ==> '), 46, @status);
           do: then read smart JAO JHIO 0 mistar less do:
891
                        call cr$1f;
892
     5 call writeln(0, @('Transmit Buffer:'), 17, @status);
893
894
     5 w = tbd. act$count and 3FFFH;
                         call print$buff(@tx$buffer(O), w);
896
                     end;
                 end;
897
898
     3
              end;
899
             if cur$cb$offset = offset (@ia$setup.status) then
900
              do;
              call write(0, @('---IA Setup Command Block---'), 28, @status);
901
     3
902
     3
                  call print$wds(@ia$setup.status, 6);
903
     3
              end;
904
              if curscbsoffset = offset (@configure. status) then a limb
905
              do;
906
             call write(0, @('---Configure Command Block---'), 29, @status);
                  call print$wds(@configure.status, 9);
907
     3 4 2 4 1 5 0
908
     3
909
              if curscbsoffset = offset (@mcssetup.status) then
910
              do;
                call write(0, @('---MC Setup Command Block---'), 28, @status);
911
     3
912
                  i = 4 + mc$count/2; Ollyana@good Flas sels
                                                                          292010-60
```

Traffic Simulator/Monitor Station Program (Continued)



```
if mc$count > 24 then
913
914
           do; call print$wds(@mc$setup.status, 16);
915
                         call pause nutota quest teatto = instinctionia
916
                           i = i - 16;
                call printswds(@mc$setup.mc$address(8), i);
                  end;
else call print$wds(@mc$setup.status, i);
919
920
               end;
921
               end;
if cur$cb$offset = offset (@dump.status) then
922
923
                  call write(O, @('---Dump Status Command Block---'), 31, @status);
924
                   call print$wds(@dump.status, 4);
if dump.status = OAOOOH then
925
926
          call writeln(O, @(ODH, OAH, 'Dump Status Results'), 22, @status)
                       930
                       call cr$1f;
                       call cr$lf;
do i = 0 to 9; a dimension destro = destrocation of
931
932
                          call print$str(@dump$area(16*i), 16);
933
            call print$str(@dump$area(160), 10);
934
935
                  936
937
938
            end display$command$block;
declare (i, k, j, l) byte, character transcribe the character (is a character) byte; MAO MAO MOOD (O) 1878 182
940 2
            call writeln(O, @(ODH, OAH, 'Frame Descriptors:'), 21, @status); if ad$loc then
942
               if ad$loc then
               do;
944
            call writeln(O, @(ODH, OAH, 'DA, SA, and TYPE are in buffer.', ODH,
                            (HATTE and Structure but my OAH), 36, Estatus);
946
947
               else j = address$length + 4;
949
     2
               do k = 0 to j;
                   k = O to j;
do i = O to 4;
    call out$word(@rfd(i).status, k);
949
     3
950
           call outsword(erro(1), status, k);

if k = O then call write$offset(@rfd(i), status);
951
953
                          else call loop$char(10. 1/26); Blobudsming [les
954
                  end:
955
     3
                  call craif; (autain anugithous) instan = feettoReserus 11
956
          call writeln(O, @(ODH, OAH, OAH, ! Receive Buffer Descriptors: '), 31,
                             estatus);
           do k = 0 to 4;
    do i = 0 to 4;
    call out$word(@rbd(i).act$count, k);
    if k = 0 then call write$offset(@rbd(i).act$count);
        else call loop$char(10, ' ');
               do k = 0 to 4;
958
959
     3
960
961
963
964
                  end;
```

Traffic Simulator/Monitor Station Program (Continued)



```
965
                          call cr$1f;
                      end;
               call write(O, @(ODH, OAH, OAH, ' Display the receive',
 967
                                              ' buffers? (Y or N) ==> '), 46, (estatus);
                      if not yes then return;
                      call writeln(0, @(ODH, OAH, * Receive Buffers. (), 19, @status);
 970 2
971 2
                      do i = 0 to 4;
                          call write(0, @(ODH, OAH, Receive Buffer '), 18, @status:
        3
 972
                call write$int(i, 0);

call writeln(0, @(':'), 2, @status):

k = rbd(i).act$count and GFFFH;
 973
        3
 974
        3
                          call print$buff(@rbuf(i).buffer(O), k);
        978
                end display$receive$area; medd (%) = d) no (%) = d) 41
 --0
 980 display$cb$rpa: procedure; 38673 36887871 338 0388178 1183
                 declare i byte:
 981
 982
                      call write(O, @(ODH, OAH, 'Command Block or Receive Area' (R or C' ==> '),
                                                                                          47, @status/
                i = read$char: erre@par doe erre@nia doe erre@nia do
 983
                 i = read$char;
do while (i <> 'R') and (i <> 'r') and (i <> 'C') and (i <> 'c');
call writeln(0, @(ODH, OAH, 'Illegal command'), 18, @status);
call write(0, @('Enter R or C ==> '), 18, @status);
  094 112 7 7 B 7 9 9
 985
 986
 987
                          i = read$char;
 988
        3
                     end,
                    if (i = 'R', or (i = 'r') then call display$receive$area;
 989
                     else call display$command$block; ('8' # d) to ('3' # d) to
 992
                end display$cb$rpa;
 993
                process$cmd: procedure;
 994
       2
                 declare (o, i) byte;
 995
       2
                      goback = O;
                      b = read$char;
 997
                      call cr$1f;
                 if (b \circlearrowleft 'H') and (b \circlearrowleft 'h') and (b \circlearrowleft 'S') and (b \circlearrowleft 's') and
 998
                        (b \bigcirc 'D') and (b \bigcirc 'd') and (b \bigcirc 'P') and (b \bigcirc 'p') and (b \bigcirc 'c') and (b \bigcirc 'c') and (b \bigcirc 'e') and
                         (b \circlearrowleft 'L') and (b \circlearrowleft '1') and (b \circlearrowleft 'N') and (b \circlearrowleft 'n') and
                         (b \circlearrowleft 'Z') and (b \circlearrowleft 'Z') and (b \circlearrowleft 'Y') and (b \circlearrowleft 'Y') and (b \circlearrowleft 'Y') and (b \circlearrowleft 'A') and (b \circlearrowleft 'A') then
999
                    call write(O, @(' Illegal command'), 16, @status);
       2 if (b = 'H') or (b = 'h') then call print$help;
2 if (b = 'A') or (b = 'a') then
2 if dhex then
1000
1002
1003
1004
                          do;
                              dhex = false;
                               call write(O, @(' Counters are displayed in decimal.'), 35,
1006
                                                                                     (status);
1007
                          end;
1008 2
                          eise
```

Traffic Simulator/Monitor Station Program (Continued)

292010-62



```
do;
                       dhex = true;
call write(0, @(/ Counters are displayed in hexadecimal. /), 39,
1009
1010 3
                          end:
1011
               if (b =1'L') or (b = (1') then .HAO .HOO'S .O) nistra list
1012
             do:
output(ESI$PORT) = LOOPBACK;
1014
                      call write(0, @(' ESI is in Loopback Mode.'), 25, @status);
             1015
1016
      3
1017
1018
                output(ESI$PORT) = NO$LOOPBACK;
call write(0, @(' ESI is NOT in Loopback Mode.'), 29, @status);
1019
1020
1021
       3
                   end;
                  if (b = 'Z') or (b = 'z') then approximately and
1022
1023
                  do;
                  count = 0;
       3
1024
                      call write(O, @(' Transmit Frame Counter is cleared.'), 35, @status);
1025
       3
                  end;
1026
       3
                  if (b = 'Y') or (b = 'y') then
1027
      2 do;
      do;

receive*count = 0;

scb. crc*errs, scb.aln*errs, scb.rsc*errs, scb.ovrn*errs = 0;

call write(0, @('Receive Frame Counter is cleared.'), 34, @status);
1028
1029
1030
1031
1032
       3 endia
                  if (b = 'C') or (b = 'c') then call enter$scb$cmd;
if (b = 'S') or (b = 's') then call setup$cb;
if (b = 'P') or (b = 'p') then call spintscb.
1033
1035
                 if (b = 'S') or (b = 's') then call print$scb;
if (b = 'D') or (b = 'd') then call display$cb$rpa;
if (b = 'E') or (b = 'e') then goback = 1;
1037
1039
1041
1043
       2
                  call cr$1f;
1044 2 end process$cmd;
1045
             getout: procedure;
declare b byte;
      2
1046
                  b = read$char;
1048
                  goback = O;
               goback = 0;
call write(0, @(ODH, OAH, 'Enter command (H for help) ==> '), 34,
                                                                                   @status);
              bns (if csts then ) d bns (I C d) bns (I
1050
1051
1052
                          disable; call process$cmd; tempera ingoli 18 construction enable;
1053
1054
1055
                          if goback then return;
1056
1058
                          call write(0, @(ODH, OAH, 'Enter command (H for help) ==> '), 34,
                                                                                  (estatus);
1059
      3 .gc .g. end; the despisate ore erstruct '19 .Olestructies
1060
1061 2
             end getout;
                                                                                      292010-63
```



```
update: procedure;
                 declare i byte;
                     call cr$16;0 (10. OAH); call loop$char(10. OAH); call loop$char(28, '*'); at stupping 10. Other than 10. OAH);
1064
1065
1066
                     call write(0, @(' Station Configuration '), 23, @status);
1067
                    call loop$char(27, '*'); ast quite At 18 Grateline lies in
1068
1069
                     call cr$lf;
call cr$lf;
1070
                     call write(0, @(' Host Address. '), 15, @status);
1071
             call write(0, e( Host Address, ), 15, estatus);
call print$network$addr(@ia$setup.ia$address(0));
1072
1073
        2
                 i = 0;
1074
                     call write(0, @(' Multicast Address(es): '), 24, @status);
                     if mc$setup.mc$byte$count = 0
1075
        2
                     then call writeln(0, @('No Multicast Addresses Defined'), 30, @status);
1076
                    do while i < mc$setup.mc$byte$count;
call print$network$addr(@mc$setup.mc$address(i)),
call loop$char(24, '');
i = i + 6;
end;
call write(0, @(ODH), 1, @status);
if not no$transmission.them.cal
        2
1077
1078
        3
1079
1080
        3
                end;
1081
1082
1083
                    if not nostransmission then call printsparameters;
                    call write(0, @(' 82586 Configuration Block: '), 28, @status); call print$str(@configure.info(0), 10); call cr$1f;
1085
1086
1087
                     call cr$1f;
            call loop$char(29, '*');
call write(0, @(' Station Activities '), 20, @status);
1088
1089
                    call loop$char(29, '*');
1090
1091
                call cr$1f;
call cr$1f;
call writeln(0,

@(' # of Good # of Good CRC Alignment No Receive'),
call writeln(0,
                     call cr$1f;
1092
        2
1093
        2
                                                                                               Receive'),
1094
        2
                call writeln(0,
@('Frames Frames Errors Errors Resource Uverrun'),
call writeln(0,
@('Transmitted Received Errors Errors'),
72, @status);
end undate;
                      call writeln(O.
1095
1096
        2
                 end update;
1097 1
                 main:
                     1098
1099
                     do while reset;
1100
                     end;
                    disable;
1101
1102 1
1103 1
1104 1
                     scb. cmd = 0100H;
                    output(CA$PORT) = CA;
                     call wait$scb;
1105 1
                     enable;
                                                                                                       292010-64
```

```
1106
                                   do while (diagnose status and 8000H) <> 8000H;
 1107
                                   end;
                                   call cr$1f:
 1108
                                   if diagnose status <> OAOOOH
 1109
                                   then call writeln(0, @(' Diagnose failed!'), 17 , @status);
 1110
                                   if configure status (> OAOOOH
 1111
                                   then call writeln(0, @(' Configure failed!'), 18 , @status); if ia$setup status <> OAOOOH
 1112
 1113 1
                                   then call writeln(0, @(' IA Setup failed!'), 17 , @status);
 1114
 1115 1
                                   if mc$setup. status > OAOOOH
                                   then call writeln(0, @(' MC Setup failed!'), 17 , @status);
 1116
                                   scb.cbl$offset = offset (@transmit.status);
 1117
 1118
                                   call writeln(O, @(ODH, OAH, ' Receive Unit is active.'), 26, @status);
                                  disable;
 1119
                                  scb.cmd = QOIOH;
output(CA$PORT) = CA;
 1120
 1121
                                  output(CASPURI) = CA;
call wait$scb;
 1122 1
                                  enable;
output(ESI$PORT) = NO$LOOPBACK;
call cr$lf;
if not no$transmission then
 1124
 1125
 1126
 1127
                              call write(0, @('---Transmit Command Block---'), 28, @status);
 1128
                                         call write(0, @('---Transmit commence of the c
 1129
                                         call cr$1f;
 1130
            cur$cb$offset = offset (@transmit.status);
call pause;
do z = 1 to 60;
call time(250);
end;
call writeln(0, @(ODH, OAH, 'transmission started!'), 23, @status);
call cr$lf;
disable;
scb.cmd = O100H;
output (CA$PORT) = CA;
call wait$scb;
enable;
end;
end;
                                        cur$cb$offset = offset (@transmit.status);
 1131
 1132
 1133
 1134
 1135
 1136
 1137
 1138
 1139
 1140
 1141
 1142
1143
             end;
                           call update; do forever; call urite(0, @(ODH, ''), 2, @status);
 1144
                           call write(0, @(ODH, ''), 2, @status);
do y = 0 to 5;
 1145
 1146
 1147
                                         do y = 0 to 5;
 1148 3
                                     do case y;
1149 4
                                               call write$int(count, dhex);
                                                         call write$int(receive$count, dhex);
1150
1151
                                                       call write*int(scb.crc*errs, dhex);
call write*int(scb.aln*errs, dhex);
call write*int(scb.aln*errs, dhex);
                                                         call write$int(scb.crc$errs, dhex);
1152
1153
                                                       call write$int(scb.rsc$errs, dhex);
1154 4
1155 4
                                                      call write$int(scb.ovrn$errs, dhex);
                                          end;
                                                end;
char$count = 13 - char$count;
call loop$char(char$count, '');
1156 3
                                               char$count = 13 - char$count;
1158 3
1159 2
                               end;
if csts then
do;
1160 2
                                         disable;
1161
1162 3
                                               call getout;
                                                                                                                                                                          292010-65
                                               call update;
                                         end;
1164
            3
1165 2
                                end:
1166 1
                          end tsms;
MODULE INFORMATION:
         CODE AREA SIZE = 23C3H 9155D
         CONSTANT AREA SIZE = OF85H
                                                               3973D
         VARIABLE AREA SIZE = 265EH
                                                               9822D
         MAXIMUM STACK SIZE = 0092H
                                                                146D
         1994 LINES READ
         O PROGRAM WARNINGS
         O PROGRAM ERRORS
DICTIONARY SUMMARY:
         159KB MEMORY AVAILABLE
         23KB MEMORY USED
                                           (14%)
         OKB DISK SPACE USED
END OF PL/M-86 COMPILATION
                                                                                                                                                                          292010-66
```

Traffic Simulator/Monitor Station Program (Continued)



```
/#
                        186/586 High Integration Board initialization Routine
           1#
           14
                        (This driver is configured for Ethernet/Cheapernet Design
                        Kit Demo Board)
                                                         March 14, 1986
                        Ver. 2.0
           /#
           1#
                                                                                          */
              Kiyoshi Nishide Intel Corporation
           /* The conditional compilation parameter 'EPROM27128' determines board ROM size. If it is true, the 80186's wait state generator is programmed to 0 wait state for upper 64K-byte memory locations. If it is false, the
              wait state generator is programmed to O wait state for upper 128K-byte
              memory locations */
1
           ini186:
           10 (reg no and OFM) O then output(SCC_CH_A_CMC) = reg_no and CHO;
           declare hib_ir label public;
           declare main label external;
           declare menu lacel external;
           /* literals */
.5
           declare lit of a literally 'literally' want 000 (490 bas on get) to
                   UMCS_reg lit 'OFFAOH', 10005 and 2000 and rudar LMCS_reg lit 'OFFA2H',
                   LMCS_reg
                   PACS_reg
                                   lit 'OFFA4H',
                   MPCS_reg
INT_MASK_reg
                                  lit 'OFFASH',
                                  lit 'OFF28H',
                                   lit '03FF8H',
lit '0',
lit '8300H',
                   ISCP$LOC$LO
                   ISCP$LOC$HI
                  SCC_CH_B_CMD
SCC_CH_B_DATA
SCC_CH_A_CMD
                                 A lit '8302H', we meat 0 0 (H40 bas da ger) th
                   SCC_CH_A DATA
                                   11t '8306H',
                   NI II
                                   lit '0',
                   CR
                                   lit 'ODH',
                   LF
                                   lit 'OAH',
                   BS
                                   lit '08H',
                   SP
                                   lit '20H'.
                  QM_set = (CNO_6_FitOrgFnspaduo neds 0 C) (NEO bas on gens 4)
                  DEL
                                   lit '07FH',
                  BEL
                                  lit '07H';
                                                                                      292010-67
```

186/586 High Integration Board Initialization Routine





```
/* System Configuration Pointer */
                              declare scp structure produced notice gain agil account agilt account account agilt account account agilt account accoun
          1
                                                 unused (5) byte,
                                                 iscp$addr$lo word,
                                                 iscp$addr$hi word
                                           at (OFFFF6H) data (0, 0, 0, 0, 0, 1SCP$LOC$LO, ISCP$LOC$H1);
                             initsintsclt: procedure: researce nortelignes fanottibnes and at
                     output(INT_mask_reg) = OFFH; /* mask all interrupts */
    8
                          and initsintscit; state fion O of beamargure at rotatenes state fior
    9
             2
 10
                             rra: procedure (reg_no) byte;
 11
             2
                              declare reg_no byte;
 12
                                       if (reg_no and OFH) <> O then output(SCC_CH_A_CMD) = reg_no and OFH;
 14
            2
                                       return input(SCC_CH_A_CMD);
 15
            2
                             end rra;
 16
                             rrb: procedure (reg_no) byte;
 17
             2
                              declare reg_no byte;
 18
                                       if (reg_no and OFH) <>O then output (SCC_CH_B_CMD) = reg_no and OFH;
 20
            2
                                       return input(SCC_CH_B_CMD);
21
            2
                             end rrb;
                             wra: procedure (reg_no, value);
23
                             declare (reg_no, value) byte;
                                       if (reg_no and OFH) <> 0 then output (SCC_CH_A_CMD) = reg_no and OFH;
24
                                       output (SCC_CH_A_CMD) = value: MAGGE 311 GM3_A_H3_338
26
            2
27
            2
                             end wra;
28
                             wrb: procedure (reg_no, value);
29
            2
                             declare (reg_no, value) byte;
30
           2
                                      if (reg_no and OFH) <> O then output (SCC_CH_B_CMD) = reg_no and OFH;
                                      32
33
           2
                            end wrb;
34
         1
                           init$SCC$B: procedure;
                                      call wrb(09, 01000000b); /* channel B reset */
35
                                                                                                                                                                                                          292010-68
```

186/586 High Integration Board Initialization Routine (Continued)



```
call wrb(04, 01001110b); /* 2 stop, no parity, brf = 16x */
call wrb(03, 11000000b); /* rx 8 bits/char, no auto-enable */
call wrb(05, 01100000b); /* tx 8 bits/char */
     2
37
38
     2
                  call wrb(10, 00000000b);
39
                  call wrb(11, 01010110b); /* rxc = txc = BRG, trxc = BRG out */
call wrb(12, 00001011b); /* baud rate = 9600 */
     2
40
41
      2
42
     2
                  call wrb(13, 00000000b);
                  call wrb(14, 00000011b); /* BRG source = SYS CLK, enable BRG */
43
      2
                  call wrb(15, 00000000b); /* all ext status interrupts off */
44
     2
                 call wrb(03, 11000001b); /* scc-b receive enable */
call wrb(05, 11101010b); /* scc-b transmit enable, dtr on, rts on */
45
     2
     2
46
47
     2
             end init$SCC$B;
48
             c$in: procedure byte public;
     1
                  do while (input(SCC_CH_B_CMD) and 1) = 0; end; three return (input(SCC_CH_B_DATA));
     3
51
52
     2
             c$out: procedure (char) public;
54
     2
              declare char byte;
                  do while (input(SCC_CH_B_CMD) and 4) = 0; end;
55
     3
                  output(SCC_CH_B_DATA) = char;
57
     2
     2
58
             end c$out;
59
             read: procedure (file$id, msg$ptr, count, actual$ptr, status$ptr) public;
60
     2
             declare file$id word,
                      msq$ptr pointer,
                      count word,
                      actualsptr pointer,
                      status$ptr pointer,
                      msg based msg$ptr (1) byte.
                      actual based actual ptr word,
                      status based status$ptr word,
                      i word.
                      ch bute;
             /* This procedure implements the ISIS read procedure. All control characters */
             /* except LF, BS, and DEL are ignored. If BS or DEL is encountered, a */
/* backspace is done. */
                  status = 0;
62
                  i, ch = 0;
63
                 do while (ch <> CR) and (ch <> LF) and (i < 198);
ch = c$in and 07FH;
65
     3
                      if (ch = BS) or (ch = DEL) then
     3
                                                                                                292010-69
```

186/586 High Integration Board Initialization Routine (Continued)



```
call which, distinct the call which of the call which is a call which on one obtains an autobarate at the call which onlooped the call which is a call which the call which is a call with the call which is a call with the call which is a call with the ca
      67
      68
     69
                          5
      70
                                                                call c$out(DEL);

call c$out(BS);

call c$out(SP);

call c$out(SP);

call c$out(SP);
                                                                                                                       call c$out(DEL);
                         5
      71
                          5
      72
                          5
      73
                                                                                                                      call c$out(DEL);
                          5
                                                            call_c$out(BS); can av
      74
                          5
      75
                         5
      76
                          4
                                                                                                      else
                                     te no gen cendin .sidene siereste desse et (colosofit .colosofit les
      77
      78
                                                                                       else
                                                                                                     if ch >= SP then
                                                                                                       do;
      80
                                                                                                                      call c$out(ch);
      81
                                                                                                                       buf(i) = ch;
                                                                                                                       i = i + 1;
      82
                          4
                                                                                                       end; there is a (F bits (GMS & HS 508) town() allow of if (ch = CR) or (ch = LF) then
      83
      84
                         3
      85
                         3
                                                                                                        do:
                                                                                                                       buf(i) = CR;
      86
                          4
                                                                                                                       buf(i + 1) = LF;
i = i + 2;
      87
                          A
      88
                          A
     89
                         4
                                                                                                       end;
     90
                        3
                                                                                                      call c$out(BEL); (4 bns (GMD_8 HO_308) funn() eline of the of the
                                                                      call c$out(CR);
     91
                        3
                                                                   end;
     92
      93
                        2
                                                                       if i > count then i = count;
      95
                                                                      actual = i;
     96
                        2
                                                                       do i = 0 to actual - 1;
      97
                        3
                                                                                     msg(i) = buf(i);
    98
                                        rassi procedure (Filedia, megapte, count, actualapte, status ibne publica
                        3
     99
                      2
                                                   end read;
                                                      csts: procedure byte public; resining resining resining
 100
                                                                     return ((input(SCC_CH_B_CMD) and 1) <> 0);
 101
                        2
 102
                  2
                                                      end csts;
 103 1
                                                      write: procedure (file$id, msg$ptr, count, status$ptr) public;
                                                      declare (fileSid. count) word.

(msgsptr, statusSptr) pointer,

msg ha-d mssShtr (1) bute.
  104 2
                                                                                     msg based msg$ptr (1) byte.
                                                                                     status based status$ptr word,
                                                                                     ch bute,
                                                                                     i word;
                                                    /* This procedure implements the ISIS write */
105 2
                                                                    status = 0;
                                                                                                                                                                                                                                                                                                                                                           292010-70
```

186/586 High Integration Board Initialization Routine (Continued)

```
106
              i = 0:
     2
107
              do while i < count;
108
     3
                  ch = msg(i);
                  if ((ch >= SP) and (ch < DEL)) or (ch = CR) or (ch = LF) or (ch = NUL)
109
     3
                    call c$out(ch);
                  then
110
     3
     2
                  0100
111
                     call c$out(QM);
112
     3
                  i = i + 1;
113
     3
114
     2
           end write; TEVO BOARRETM
The 82530 - 80186 interface requisited TTIs on 2117
SIF EPROM27128
                                          /* Starting Address = OFOCOOH.
       output(UMCS_reg) = OFO38H;
                                          no wait state */ wan and Occor wall dealer
           $ELSE shorn berotoev at tournain!
        output(UMCS_reg) = OE038H;
                                          /* Starting Address = OEOOOOH,
                                          no wait state */
           SENDIE
116 1 output(LMCS reg) = 03FCH;
                                          /* 16K, no wait state */
/* PBA = 8000H, no wait state for
117 1 output(PACS_reg) = OB3CH;
                                          PSC0-3 */
                                          /* Peripherals in I/O space, no A1 & A2
118
                 output(MPCS reg) = OBFH;
                                            provided, 3 wait states for PSC4-6 */
110
                 call initsintsclt;
120
                 call init$SCC$B;
121
                 go to main;
122
           end ini186;
                                                                       292010-71
```

186/586 High Integration Board Initialization Routine (Continued)

1-295



APPENDIX C THE 82530 SCC - 80186 INTERFACE AP BRIEF

INTRODUCTION

The object of this document is to give the 82530 system designer an in-depth worst case design analysis of the typical interface to a 80186 based system. This document has been revised to include the new specifications for the 6 MHz 82530. The new specifications yield better margins and a 1 wait state interface to the CPU (2 wait states are required for DMA cycles). These new specifications will appear in the 1987 data sheet and advanced specification information can be obtained from your local Intel sales office. The following analysis includes a discussion of how the interface TTL is utilized to meet the timing requirements of the 80186 and the 82530. In addition, several optional interface configurations are also considered.

INTERFACE OVERVIEW

The 82530 - 80186 interface requires the TTL circuitry illustrated in Figure 1. Using five 14 pin TTL packages, 74LS74, 74AS74, 74AS08, 74AS04, and 74LS32, the following operational modes are supported:

- Polled
- Interrupt in vectored mode
- Interrupt in non-vectored mode
- Half-duplex DMA on both channels
- Full-duplex DMA on channel A

A brief description of the interface functional requirements during the five possible BUS operations follows below.




Figure 1. 82530-80186 Interface





Figure 2. 80186-82530 Interface Read Cycle



notheruspinco Indiget and ved b Figure 3, 80186-82530 Interface Write Cycle at the most office and Table 1998

READ CYCLE: The 80186 read cycle requirements are met without any additional logic, Figure 2. At least one wait state is required to meet the 82530 tAD access time.

WRITE CYCLE: The 82530 requires that data must be valid while the \overline{WR} pulse is low, Figure 3. A D Flip-Flop delays the leading edge of \overline{WR} until the falling edge of CLOCKOUT when data is guaranteed valid and \overline{WR} is guaranteed active. The CLOCKOUT signal

is inverted to assure that \overline{WR} is active low before the D Flip-Flop is clocked. No wait states are necessary to meet the 82530's \overline{WR} cycle requirements, but one is assumed from the \overline{RD} cycle.

INTA CYCLE: During an interrupt acknowledge cycle, the 80186 provides two $\overline{\text{INTA}}$ pulses, one per bus cycle, separated by two idle states. The 82530 expects only one long $\overline{\text{INTA}}$ pulse with a $\overline{\text{RD}}$ pulse occurring only after the 82530 $\overline{\text{IEI}}/\overline{\text{IEO}}$ daisy chain settles. As




Figure 4. 82530-80186 INTA Cycle

illustrated in Figure 4, the \overline{INTA} signal is sampled on the rising edge of CLK (82530). Two D Flip-Flops and two TTL gates, U2 and U5, are implemented to generate the proper \overline{INTA} and \overline{RD} pulses. Also, the \overline{INT} signal is passively pulled high, through a 1 k resistor, and inverted through U3 to meet the 80186's active high requirement.

DMA CYCLE: Conveniently, the 80186 DMA cycle timings are the same as generic read and write operations. Therefore, with two wait states, only two modifications to the DMA request signals are necessary. First, the RDYREQA signal is inverted through U3 similar to the INT signal, and second the DTR/REQA signal is conditioned through a D Flip-Flop to prevent inadvertent back to back DMA cycles. Because the 82530 DTR/REQA signal remains active low for over five CLK (82530)'s, an additional DMA cycle could occur. This uncertain condition is corrected when U4 resets the DTR/REQ signal inactive high. Full Duplex on both DMA channels can easily be supported with one extra D Flip-Flop and an inverter.

RESET: The 82530 does not have a dedicated **RESET** input. Instead, the simultaneous assertion of both $\overline{\text{ND}}$ and $\overline{\text{WR}}$ causes a hardware reset. This hardware reset is implemented through U2, U3, and U4.

ALTERNATIVE INTERFACE CONFIGURATIONS

Due to its wide range of applications, the 82530 interface can have many varying configurations. In most of these applications the supported modes of operation

need not be as extensive as the typical interface used in this analysis. Two alternative configurations are discussed below.

292010-75

8288 BUS CONTROLLER: An 80186 based system implementing an 8288 bus controller will not require the preconditioning of the WR signal through the D Flip-Flop U4. When utilizing an 8288, the control signal IOWC does not go active until data is valid, therefore, meeting the timing requirements of the 82530. In such a configuration, it will be necessary to logically OR the IOWC with reset to accommodate a hardware reset operation.

NON-VECTORED INTERRUPTS: If the 82530 is to be operated in the non-vectored interrupt mode (B step only), the interface will not require U1 or U5. Instead, INTA on the 82530 should be pulled high, and pin 3 of U2 (RD AND RESET) should be fed directly into the RD input of the SCC.

Obviously, the amount of required interface logic is application dependent and in many cases can be considerably less than required by the typical configuration, supporting all modes of SCC operation.

DESIGN ANALYSIS of berliner at state him

This design analysis is for a typical microprocessor system, pictured in Figure 5. The Timing analysis assumes an 8 MHz 80186 and a 4 MHz 82530. Also, included in the analysis are bus loading, and TTL-MOS compatibility considerations.






Figure 5. Typical Microprocessor System

Bus Loading and Voltage Level Compatabilities

The data and address lines do not exceed the drive capability of either 80186 or the 82530. There are several control lines that drive more than one TTL equivalent input. The drive capability of these lines are detailed below.

WR: The WR signal drives U3 and U4.

* lol (2.0 mA) > lil (-0.4 mA + -0.5 mA) loh (-400 μ A) > lih (20 μ A + 20 μ A)

PCS5: The PCS5 signal drives U2 and U4.

* IoI (2.0 mA) > IiI (-0.5 mA + -0.5 mA) Ioh (-400 μ A) > Iih (20 μ A + 20 μ A)

INTA: The INTA signal drives 2(U1) and U5.

* IoI (2.0 mA) > IiI (-0.4 mA + -0.8 mA + -0.4 mA) Ioh (-400 μ A) > Iih (20 μ A + 40 μ A + 20 μ A)

All the 82530 I/O pins are TTL voltage level compatible.

TIMING ANALYSIS

Certain symbolic conventions are adhered to throughout the analysis below and are introduced for clarity.

- 1. All timing variables with a lower case first letter are 82530 timing requirements or responses (i.e., tRR).
- All timing variables with Upper case first letters are 80186 timing responses or requirements unless preceded by another device's alpha-numeric code (i.e., Tclcl or '373 Tpd).
- 3. In the write cycle analysis, the timing variable TpdWR186-WR530 represents the propagation delay between the leading or trailing edge of the WR signal leaving the 80186 and the WR edge arrival at the 82530 WR input.

Read Cycle

1. tAR: Address valid to \overline{RD} active set up time for the 82530. Since the propagation delay is the worst case path in the assumed typical system, the margin is calculated only for a propagation delay constrained and not an ALE limited path. The spec value is 0 ns minimum.

* 1 Tclcl - Tclav(max) - '245 Tpd(max) + Tclrl(min) + 2(U2) Tpd(min) - tAR(min)

= 125 - 55 - 20.8 + 10 + 2(2) - 0 = 63.2 ns margin



- 2. tRA: Address to \overline{RD} inactive hold time. The ALE delay is the worst case path and the 82530 requires 0 ns minimum.
- * 1 Tclcl Tclrh (max) + Tchlh(min) + '373 LE Tpd(min) 2(U2) Tpd(max)
- = 55 55 + 5 + 8 2(5.5) = 2 ns margin
- 3. tCLR: \overline{CS} active low to \overline{RD} active low set up time. The 82530 spec value is 0 ns minimum.
- * 1 Tclcl Tclcsv(max) Tclrl(min) U2 skew(RD CS) + U2 Tpd(min)
- = 125 66 10 1 + 2 = 50 ns margin
- 4. tRCS: \overline{RD} inactive to \overline{CS} inactive hold time. The 82530 spec calls for 0 ns minimum.
- * Tcscsx(min) U2 skew(RD CS) U2 Tpd(max)
- = 35 1 5.5 = 28.5 ns margin
- 5. tCHR: $\overline{\text{CS}}$ inactive to $\overline{\text{RD}}$ active set up time. The 82530 requires 5 ns minimum.
- * 1 Tclcl + 1 Tchcl Tchcsx(max) + Tclrl(min) U2 skew $(\overline{RD} \overline{CS})$ + U2 Tpd(min) tCHR
- = 125 + 55 35 10 1 + 2 5 = 131 ns margin
- 6. tRR: $\overline{\text{RD}}$ pulse active low time. One 80186 wait state is included to meet the 150 ns minimum timing requirements of the 82530.
- * Trlrh(min) + 1(Tclclwait state) 2(U2 skew) tRR
- = (250-50) + 1(125) 2(1) 150 = 173 ns margin
- 7. tRDV: \overline{RD} active low to data valid maximum delay for 80186 read data set up time (Tdvcl = 20 ns). The margin is calculated on the Propagation delay path (worst case).
- * 2 Tclcl + 1(Tclclwait state) Tclrl(max) Tdvcl(min) - '245 Tpd(max) - 82530 tRDV(max) - 2(U2) Tpd(max)
- = 2(125) + 1(125) 70 20 14.2 105 2(5.5)= 154 ns margin
- 8. tDF: \overline{RD} inactive to data output float delay. The margin is calculated to \overline{DEN} active low of next cycle.
- * 2 Tclcl + Tclch(min) Tclrh(max) + Tchctv(min) 2(U2) Tpd(max) 82530 tDF(max)
- = 250 + 55 55 + 10 11 70 = 179 ns margin
- 9. tAD: Address required valid to read data valid maximum delay. The 82530 spec value is 325 ns maximum.

- * 3 Tclcl + 1(Tclclwait state) Tclav(max) '373 Tpd(max) - '245 Tpd - Tdvcl(min) - tAD
- = 375 + 125 55 20.8 14.2 20 325 = 65 ns margin

Write Cycle

- 1. tAW: Address required valid to \overline{WR} active low set up time. The 82530 spec is 0 ns minimum.
- * Tclcl Tclav(max) Tcvctv(min) '373 Tpd(max) + TpdWR186 WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tAW
- = 125 55 5 20.8 + [125 5 + 1 + 4.4] 0= 170.6 ns margin
- 2. $tWA: \overline{WR}$ inactive to address invalid hold time. The 82530 spec is 0 ns.
- * Tclch(min) Tcvctx(max) + Tchlh(min) + '373 LE Tpd(min) - TpdWR186=WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 55 + 5 + 8 [5.5 + 3 + 7.1] = -2.6 ns
- 3. tCLW: Chip select active low to \overline{WR} active low hold time. The 82530 spec is 0 ns.
- * 1 Tclcl Tclcsv(max) + Tcvctv(min) U2 Tpd(max) + Tpd \overline{W} R186 = \overline{W} R530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)]
- = 125 66 + 5 5.5 + [125 5 + 1 + 4.4] = 183.9 ns margin
- 4. tWCS: WR invalid to Chip Select invalid hold time. 82530 spec is 0 ns.
- * Tcxcsx(min) U2 Tpd(max) -TpdWR186 = WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 35 + 1.5 [5.5 + 3 + 7.1] = 20.9 ns margin
- 5. tCHW: Chip Select inactive high to \overline{WR} active low set up time. The 82530 spec is 5 ns.
- * 1 Tclcl + Tchcl(min) + Tcvctv(min) Tchcsx(max) U2 Tpd(max) + TpdWR186=WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tCHW
- = 125 + 55 + 5 35 5.5 + [125 5 + 1 + 4.4] 5 = 264 ns margin
- 6. tWW: WR active low pulse. 82530 requires a minimum of 60 ns from the falling to the rising edge of WR. This includes one wait state.



- * Twlwh [2Tclcl 40] + 1 (Tclclwait state) TpdWR/
 186-WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(max) + U4 Tpd(max)] + TpdWR/186=WR/530(HIGH) [U2 Tpd(min) U3 Tpd(min) + U4 Tpd(min)] tWW
- = 210 + 1(125) [125 5 + 4.5 + 9.2] [1.5 + 1 + 3.2] 60 = 135.6 ns margin
- 7. tDW: Data valid to \overline{WR} active low setup time. The 82530 spec requires 0 ns.
- * Tcvctv(min) Tcldv(max) '245 Tpd(max) +
 TpdWR186-WR530(LOW) [Tclcl Tcvctv(min) + U3
 Tpd(min) + U4 Tpd(min)]
- = 5 44 14.2 + 125 5 + 1.0 + 4.4 = 72.2 ns margin
- 8. tWD: Data valid to \overline{WR} inactive high hold time. The 82530 requires a hold time of 0 ns.
- * Tclch skew {Tcvctx(max) + Tcvctx(min)} + '245 OE Tpd(min) - TpdWR186-WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 5 + 11.25 [5.5 + 3.0 + 7.1] = -50.6 ns margin

INTA Cycle: Proper of the last of the last

- 1. tIC: This 82530 spec implies that the INTA signal is latched internally on the rising edge of CLK (82530). Therefore the maximum delay between the 80186 asserting INTA active low or inactive high and the 82530 internally recognizing the new state of INTA is the propagation delay through U1 plus the 82530 CLK period.
- * U1 Tpd(max) + 82530 CLK period
- = 45 + 250 = 295 ns
- 2. tCI: rising edge of CLK to INTA hold time. This spec requires that the state of INTA remains constant for 100 ns after the rising edge of CLK. If this spec is violated any change in the state of INTA may not be internally latched in the 82530. tCI becomes critical at the end of an INTA cycle when INTA goes inactive. When calculating margins with tCI, an extra 82530 CLK period must be added to the INTA inactive delay.
- 3. tIW: INTA inactive high to WR active low minimum setup time. The spec pertains only to 82530 WR cycle and has a value of 55 ns. The margin is calculated assuming an 82530 WR cycle occurs immediately after an INTA cycle. Since the CPU cycles following an 82530 INTA cycle are devoted to locating and executing the proper interrupt service routine, this condition

- should never exist. 82530 drivers should insure that at least one CPU cycle separates \overline{INTA} and \overline{WR} or \overline{RD} cycles.
- 4. tWI: WR inactive high to INTA active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with INTA.
- * Tclcl Tcvctx(max) Tpd\overline{WR186} \overline{WR530(HIGH)} [U3 Tpd(max) + U4 Tpd(max)] + Tcvctv(min) + U1 Tpd(min)
- = 125 55 [5.5 + 3 + 7.1] + 5 + 10 = 69.4 ns margin
- 5. tIR: $\overline{\text{INTA}}$ inactive high to $\overline{\text{RD}}$ active low minimum setup time. This spec pertains only to 82530 $\overline{\text{RD}}$ cycles and has a value of 55 ns. The margin is calculated in the same manner as tIW.
- 6. tRI: \overline{RD} inactive high to \overline{INTA} active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with \overline{INTA} .
- * Tclcl Tclrh(max) 2 U2 Tpd(max) + Tcvctv(min) + U1 Tpd(min)
- = 125 55 2(5.5) + 5 + 10 = 74 ns margin
- 7. tIID: INTA active low to RD active low minimum setup time. This parameter is system dependent. For any SCC in the daisy chain, tIID must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEI for this particular SCC, and tEIEO for each device separating them in the daisy chain. The typical system with only 1 SCC requires tIID to be greater than tCEQ. Since tEI occurs coincidently with tCEQ and it is smaller it can be neglected. Additionally, tEIEO does not have any relevance to a system with only one SCC. Therefore tIID > tCEQ = 250 ns.
- * 4 Tclcl + 2 Tidle states Tcvctv(max) tlC [U1 Tpd(max) + 82530 CLK period] + Tcvctv(min) + U5 Tpd(min) + U2 Tpd(min) tlID
- = 500 + 250 70 [45 + 250] + 5 + 6 + 2 250= 148 ns margin
- 8. tIDV: $\overline{\text{RD}}$ active low to interrupt vector valid delay. The 80186 expects the interrupt vector to be valid on the data bus a minimum of 20 ns before T4 of the second acknowledge cycle (Tdvcl). tIDV spec is 100 ns maximum.
- * 3 Tclcl Tcvctv(max) U5 Tpd(max) U2 Tpd(max) tlDV(max) '245 Tpd(max) Tdvcl(min)
- = 375 70 25 5.5 100 14.2 20 = 140.3 ns margin

9. tII: \overline{RD} pulse low time. The 82530 requires a minimum of 125 ns.

* 3 Tclcl - Tcvctv(max) - U5 Tpd(max) - U2
Tpd(max) + Tcvctx(min) + U5 Tpd(min) + U2 Tpd(min)
- tll(min)

= 375 - 70 - 25 - 5.5 + 5 + 6 + 1.5 - 125 = 162 ns margin

DMA Cycle

Fortunately, the 80186 DMA controller emulates CPU read and write cycle operation during DMA transfers. The DMA transfer timings are satisfied using the above analysis. Because of the 80186 DMA request input requirements, two wait states are necessary to prevent inadvertent DMA cycles. There are also CPUDMA intracycle timing considerations that need to be addressed.

1. tDRD: RD inactive high to DTRREQ (REQUEST) inactive high delay. Unlike the READYREQ signal, DTRREQ does not immediately go inactive after the requested DMA transfer begins. Instead, the DTRREQ remains active for a maximum of 5 tCY + 300 ns. This delayed request pulse could trigger a second DMA transfer. To avoid this undesirable condition, a D Flip Flop is implemented to reset the DTRREQ signal inactive low following the initiation of the requested DMA transfer. To determine if back to back DMA transfers are required in a source synchronized configuration, the 80186 DMA controller samples the service request line 25 ns before T1 of the deposit cycle, the second cycle of the transfer.

* 4 Tclcl - Tclcsv(max) - U4Tpd(max) - Tdrqcl(min)

= 500 - 66 - 10.5 - 25 = 398.5 ns margin

2. tRRI: 82530 \overline{RD} active low to \overline{REQ} inactive high delay. Assuming source synchronized DMA transfer, the 80186 requires only one wait state to meet the tRRI spec of 200 ns. Two are included for consistency with tWRI.

* 2 Tclcl + 2(Tclclwait state) - Tclrl(max) - 2(U2) Tpd(max) - Tdrqcl - tRRI

=2(125) + 2(125) - 70 - 2(5.5) - 200 = 219 ns margin

3. tWRI: 82530 \overline{WR} active low to \overline{REQ} inactive high delay. Assuming destination synchronized DMA transfers, the 80186 needs two wait states to meet the tWRI spec. This is because the 80186 DMA controller samples requests two clocks before the end of the deposit cycle. This leaves only 1 Tclcl + n(wait states) minus \overline{WR} active delay for the 82530 to inactivate its \overline{REQ} signal.

* Tclcl + 2(Tclclwait state) - Tcvctv(min) -TpdWR186-WR530(LOW) [Tclcl - Tcvctv(min) + U3 Tpd(max) + U4 Tpd(max)] - Tdrqcl - tWRI

=375-5-[125-5+4.5+9.2]-25-200=11.3 ns margin

NOTE:

If one wait state DMA interface is required, external logic, like that used on the DTRREQ signal, can be used to force the 82530 REQ signal inactive.

4. tREC: CLK recovery time. Due to the internal data path, a recovery period is required between SCC bus transactions to resolve metastable conditions internal to the SCC. The DMA request lines are marked from requesting service until after the tREC has elapsed. In addition, the CPU should not be allowed to violate this recovery period when interleaving DMA transfers and CPU bus cycles. Software drivers or external logic should orchestrate the CPU and DMA controller operation to prevent tREC violation.

Reset Operation

During hardware reset, the system RESET signal is asserted high for a minimum of four 80186 clock cycles (1000 ns). The 82530 requires \overline{WR} and \overline{RD} to be simultaneously asserted low for a minimum of 250 ns.

* 4 Tclcl - U3 Tpd(max) - 2(U2) Tpd(max) + U4 Tpd(min) - tREC

= 1000 - 17.5 - 2(5.5) + 3.5 - 250 ns = 725 ns margin



APPLICATION NOTE

AP-236

November 1986

Implementing StarLAN with the Intel 82588

ADI GOLBERT
DATA COMMUNICATIONS OPERATION

SHARAD GANDHI FIELD APPLICATIONS-EUROPE

Order Number: 231422-003

1.0 INTRODUCTION

Personal computers have become the most prolific workstation in the office, serving a wide range of needs such as word processing, spreadsheets, and data bases. The need to interconnect PCs in a local environment has clearly emerged, for purposes such as the sharing of file, print, and communication servers; downline loading of files and application programs; electronic mail; etc. Proliferation of the PC makes it the workstation of choice for accessing the corporate mainframe/s; this function can be performed much more efficiently and economically when clusters of PCs are already interconnected through Local Area Networks (LANs). According to market surveys, the installed base of PCs in business environments reached about 10 million units year-end '85, with only a small fraction connected via LANs. The installed base is expected to double by 1990. There is clearly a great need for locally interconnecting these machines; furthermore, end users expect interconnectability across vendors. Thus, there is an urgent need for industry standards to promote cost effective PC LANs.

A large number of proprietary PC LANs have become available for the office environment over the past several years. Many of these suffer from high installed cost, technical deficiencies, non-conformance to industry standards, and general lack of industry backing. Star-LAN, in Intel's opinion, is one of the few networks which will emerge as a standard. It utilizes a proven network access method, it is implemented with proven VLSI components; it is cost effective, easily installable and reconfigurable; it is technically competent; and it enjoys the backing of a large cross section of the industry which is collaborating to develop a standard (IEEE 802.3, type 1BASE5).

1.1 StarLAN

StarLAN is a 1 Mb/s network based on the CSMA/CD access method (Carrier Sense, Multiple Access with Collision Detection). It works over standard, unshielded, twisted pair telephone wiring. Typically, the wiring connects each desk to a wiring closet in a star topology (from which the IEEE Task Force working on the standard derived the name StarLAN in 1984). In fact, telephone and StarLAN wiring can coexist in the same twisted pair bundle connecting a desk to the wiring closet. Abundant quantities of unused phone wiring exist in most office environments, particularly in the U.S. The StarLAN concept of wiring and networking concepts was originated by AT&T Information Systems.

1.2 The 82588

The 82588 is a single-chip LAN controller designed for CSMA/CD networks. It integrates in one chip all func-

tions needed for such networks. Besides inplementing the standard CSMA/CD functions like framing, deferring, backing off and retrying on collisions, transmitting and receiving frames, it performs data encoding and decoding in Manshester or NRZI format, carrier sensing and collision detection, all up to a speed of 2 Mb/s (independent of the chosen encoding scheme). These functions make it an optimum controller for a StarLAN node. The 82588 has a very conventional microcomputer bus interface, easing the job of interfacing it to any processor.

1.3 Organization of the Application Note

This application note has two objectives. One is to describe StarLAN in practical terms to prospective implementers. The other is to illustrate designing with 82588, particularly as related to StarLAN which is expected to emerge as its largest application area.

Section 2 of this Application Note describes the Star-LAN network, its basic components, collision detection, signal propagation and network parameters. Sections 3 and 4 describe the 82588 LAN controller and its role in the StarLAN network. Section 5 goes into the details of designing a StarLAN node for the IBM PC. Section 6 describes the design of the HUB. Both these designs have been implemented and operated in an actual StarLAN environment. Section 7 documents the software used to drive the 82588. It gives the actual procedures used to do operations like, configure, transmit and receive frames. It also shows how to use the DMA controller and interrupt controller in the IBM PC and goes into the details of doing I/O on the PC using DOS calls. Appendix A shows oscilloscope traces of the signals at various points in the network. Appendix B describes the multiple point extension (MPE) being considered by IEEE. Appendixes C and D talk about advanced usages of the 82588; working with only one DMA channel, and measuring network delays with the 82588.

1.4 References

For additional information on the 82588, see the Intel Microcommunications Handbook. StarLAN specification are currently available in draft standard form through the IEEE 802.3 Working Group.

2.0 StarLAN

StarLAN is a low cost 1 Mb/s networking solution aimed at office automation applications. It uses a star

intel

topology with the nodes connected in a point-to-point fashion to a central HUB. HUBs can be connected in a hierarchical fashion. Up to 5 levels are supported. The maximum distance between a node and the adjacent HUB or between two adjacent HUBs is 800 ft. (about 250 meters) for 24 gauge wire and 600 ft. (about 200 meters) for 26 gauge wire. Maximum node-to-node distance with one HUB is 0.5 km, hence IEEE 802.3 designation of type 1BASE5. 1 stands for 1 Mb/s and BASE for baseband. (StarLAN doesn't preclude the use of more than 800 ft wiring provided 6.5 dB maximum attenuation is met, and cable propagation delay is no more than 4 bit times).

One of the most attractive features of StarLAN is that it uses telephone grade twisted pair wire for the transmission medium. In fact, existing installed telephone wiring can also be used for StarLAN. Telephone wiring is very economical to buy and install. Although use of telephone wiring is an obvious advantage, for small clusters of nodes, it is possible to work around the use of building wiring.

Factors contributing to low cost are:

- 1) Use of telephone grade, unshielded, 24 or 26 gauge twisted pair wire transmission media.
- Installed base of redundant telephone wiring in most buildings.
- 3) Buildings are designed for star topology wiring. They have conduits leading to a central location.
- Availability of low cost VLSI LAN controllers like the 82588 for low cost applications and the 82586 for high performance applications.

5) Off-the-shelf, Low cost RS-422, RS-485 drivers/receivers compatible with the StarLAN analog interface requirements.

2.1 StarLAN Topology

StarLAN, as the name suggests, uses a star topology. The nodes are at the extremities of a star and the central point is called a HUB. There can be more than one HUB in a network. The HUBs are connected in a hierarchical fashion resembling an inverted tree, as shown in Figure 1, where nodes are shown as PCs. The HUB at the base (at level 3) of the tree is called the Header Hub (HHUB) and others are called Intermediate HUBs (IHUB). It will become apparent, later in this section, that topologically, this entire network of nodes and HUBs is equivalent to one where all the nodes are connected to a single HUB. Also StarLAN doesn't limit the number of nodes or HUBS at any given level.

2.1.1 TELEPHONE NETWORK

StarLAN is structured to run parallel to the telephone network in a building. The telephone network has, in fact, exactly the same star topology as StarLAN. Let us now examine how the telephone system is typically laid out in a building in the USA. Figure 2 shows how a typical building is wired for telephones. 24 gauge unshielded twisted pair wires emanate from a Wiring Closet. The wires are in bundles of 25 or 50 pairs. The bundle is called D inside wiring (DIW). The wires in these cables end up at modular telephone jacks in the wall. The telephone set is either connected directly to




Figure 1. StarLAN Topology



the jack or through an extension cable. Each telephone generally needs one twisted pair for voice and another for auxilliary power. Thus, each modular jack has 2 twisted pairs (4 wires) connected to it. A 25 pair DIW cable can thus be used for up to 12 telephone connections. In most buildings, not all pairs in the bundle are used. Typically, a cable is used for only 4 to 8 telephone connections. This practice is followed by telephone companies because it is cheaper to install extra wires initially, rather than retrofitting to expand the existing number of connections. As a result, a lot of extra, unused wiring exists in a building. The stretch of cable between the wiring closet and the telephone jack is typically less than 800 ft. (250 meters). In the wiring closet the incoming wires from the telephones are routed to another wiring closet, a PABX or to the central office through an interconnect matrix. Thus, the wiring closet is a concentration point in the telephone network. There is also a redundancy of wires between the wiring closets. I daying yas in differ to sabour to redomin

2.1.2 StarLAN AND THE TELEPHONE NETWORK

StarLAN does not have to run on building wiring, but the fact that it can significantly adds to its attractiveness. Figure 3 shows how StarLAN piggybacks on telephone wiring. Each node needs two twisted pair wires to connect to the HUB. The unused wires in the 25 pair DIW cables provide an electrical path to the wiring closet, where the HUB is located. Note that the telephone and StarLAN are electrically isolated. They only use the wires in the same bundle cable to connect to the wiring closet. Within the wiring closet, StarLAN wires connect to a HUB and telephone wires are routed to a different path. Similar cable sharing can occur in connecting HUBs to one another. See Figure 4 for a typical office wired for StarLAN through telephone wiring.




Figure 2. Telephone Wiring in a Building




Figure 3. Coexistence of Telephone and StarLAN






Figure 4. A Typical Office Using Telephone Wiring for StarLAN



2.1.3 StarLAN AND Ethernet

StarLAN and Ethernet are similar CSMA/CD networks. Since Ethernet has existed longer and is better understood, a comparison of Ethernet with StarLAN is worthwhile.

- 1. The data rate of Ethernet is 10Mb/s and that of Star-LAN is 1 Mb/s.
- 2. Ethernet uses a bus topology with each node connected to a coaxial cable bus via a 50 meter transceiver cable containing four shielded twisted pair wires. StarLAN uses a star topology, with each node connected to a central HUB by a point to point link through two pairs of unshielded twisted pair wires.
- 3. Collision detection in Ethernet is done by the transceiver connected to the coaxial cable. Electrically, it is done by sensing the energy level on the coax cable. Collision detection in StarLAN is done in the HUB by sensing activity on more than one input line connected to the HUB.

- 4. In Ethernet, the presence of collision is signalled by the transceiver to the node by a special collision detect signal. In StarLAN, it is signalled by the HUB using a special collision presence signal on the receive data line to the node.
- 5. Ethernet cable segments are interconnected using repeaters in a non-hierarchical fashion so that the distance between any two nodes does not exceed 2.8 kilometers. In StarLAN, the maximum distance between any two nodes is 2.5 kilometers. This is achieved by wiring a maximum of five levels of HUBs in a hierarchical fashion.

2.2 Basic StarLAN Components

A StarLAN network has three basic components:

- 1. StarLAN node interface
- 2. StarLAN HUB
- 3. Cable




Figure 5. Ethernet and StarLAN Similarities



2.2.1 A StarLAN NODE INTERFACE

Figure 6 shows a typical StarLAN node interface. It interfaces to a processor on the system side. The processor runs the networking software. The heart of the node interface is the LAN controller which does the job of receiving and transmitting the frames in adherence to the IEEE 802.3 standard protocol. It maintains all the timings-like the slot time, interframe spacing etc.-required by the network. It performs the functions of framing, deferring, backing-off, collision detection which are necessary in a CSMA/CD network. It also does Manchester encoding of data to be transmitted and clock separation—or decoding—of the Manchester encoded data that is received. These signals before going to the unshielded twist pair wire, may undergo pulse shaping (optional) pulse shaping basically slows down the fall/rise times of the signal. The purpose of that is to diminish the effects of cross-talk and radiation on adjacent pairs sharing the same bundle (digital voice, T1 trunks, etc). The shaped signal is sent on to the twisted pair wire through a pulse transformer for DC isolation. The signals on the wire are thus differential, DC isolated from the node and almost sinusoidal (due to shaping and the capacitance of the wire).

NOTE:

Work done by the IEEE 802.3 committee has shown that no slew rate control on the drivers is required. Shaping by the transformer and the cable is sufficient to avoid excessive EMI radiation and crosstalk.

The squelch circuit prevents idle line noise from affecting the receiver circuits in the LAN controller. The squelch circuit has a 600 mv threshold for that purpose. Also as part of the squelch circuitry an envelope detector is implemented. Its purpose is to generate an envelope of the transitions of the RXD line. Its output serve

as a carrier sense signal. The differential signal from the HUB is received using a zero-crossing RS-422 receiver. Output of the receiver, qualified by the squelch circuit, is fed to the RxD pin of the LAN controller. The RxD signal provides three kinds of information:

- 1) Normal received data, when receiving the frame.
- Collision information in the form of the collision presence signal from the HUB.
- Carrier sense information, indicating the beginning and the end of frame. This is useful during transmit and receive operations.

2.2.2 StarLAN HUB

HUB is the point of concentration in StarLAN. All the nodes transmit to the HUB and receive from the HUB. Figure 7 shows an abstract representation of the HUB. It has an upstream and a downstream signal processing unit. The upstream unit has N signal inputs and 1 signal output. And the downstream unit has 1 input and N output signals. The inputs to the upstream unit come from the nodes or from the intermediate HUBs (IHUBs) and its output goes to a higher level HUB. The downstream unit is connected the other way around; input from an upper level HUB and the outputs to nodes or lower level IHUBs. Physically each input and output consist of one twisted pair wire carrying a differential signal. The downstream unit essentially just re-times the signal received at the input, and sends it to all its outputs. The functions performed by the upstream unit are:

- 1. Collision detection
- 2. Collision Presence signal generation
- 3. Signal Retiming
- 4. Jabber Function
- 5. Start of Idle protection timer




Figure 6. 82588 Based StarLAN Node






Figure 7. A StarLAN HUB

The collision detection in the HUB is done by sensing the activity on the inputs. If there is activity (or transitions) on more than one input, it is assumed that more than one node is transmitting. This is a collision. If a collision is detected, a special signal called the Collision Presence Signal is generated. This signal is generated and sent out as long as activity is sensed on any of the input lines. This signal is interpreted by every node as an occurrence of collision. If there is activity only on one input, that signal is re-timed—or cleaned up of any accumulated jitter—and sent out. Figure 8 shows the input to output relations of the HUB as a black box.

If a node transmits for too long the HUB exercises a Jabber function to disable the node from interfering with traffic from other nodes. There are two timers in the HUB associated with this function and their operation is described in section 6.

The last function implemented by the HUB is the start of Idle protection timer. During the end of reception, the HUB will see a long undershoot at its input port. This undershoot is a consequence of the transformer discharging accumulated charge during the 2 microseconds of high of the idle pattern. The HUB should implement a protection mechanism to avoid the undesirable effects of that undershoot.

Figure 9 shows a block diagram of the HUB. A switch position determines whether the HUB is an IHUB or a HHUB (Header HUB). If the HUB is an IHUB, the switch decouples the upstream and the downstream units. HHUB is the highest level HUB; it has no place to send its output signal, so it returns its output signal (through the switch) to the outputs of the downstream unit. There is one and only one HHUB in a StarLAN network and it is always at the base of the tree. The returned signal eventually reaches every node in the network through the intermediate nodes (if any). Star-LAN specifications do not put any restrictions on the number of IHUBS at any level or on number of inputs to any HUB. The number of inputs per HUB are typically 6 to 12 and is dictated by the typical size of clusters in a given networking environment.




Figure 8. HUB as a Black Box






Figure 9. StarLAN HUB Block Diagram

2.2.3 StarLAN CABLE

Unshielded telephone grade twisted pair wires are used to connect a node to a HUB or to connect two HUBs. This is one of the cheapest types of wire and an important factor in bringing down the cost of StarLAN.

Although the 24 gauge wire is used for long stretches, the actual connection between the node and the telephone jack in the wall is done using extension cable, just like connecting a telephone to a jack. For very short StarLAN configurations, where all the nodes and the HUB are in the same room, the extension cable with plugs at both ends may itself be sufficient for all the wiring. (Extension cables must be of the twisted pair kind, no flat cables are allowed).

The telephone twisted pair wire of 24 gauge has the following characteristics:

Attenuation : 42.55 db/mile @ 1 MHz

DC Resistance : $823.69 \Omega/\text{mile}$ Inductance : 0.84 mH/mileCapacitance : $0.1 \mu\text{F/mile}$

Impedance : 92.6Ω , -4 degrees @ 1 MHz

Experiments have shown that the sharing of the telephone cable with other voice and data services does not cause any mutual harm due to cross-talk and radiation, provided every service meets the FCC limits.

Although it is outside the scope of the IEEE 802.3 1BASE5 standard, there is considerable interest in using fiber optics and coaxial cable for node to HUB or HUB to HUB links especially in noisy and factory environments. Both these types of cables are particularly suited for point-to-point connections. Even mixing of different types of cables is possible (this kind of environments are not precluded).

NOTE:

StarLAN IEEE 802.3 1BASE5 draft calls for a maximum attenuation of 6.5 dB between the transmitter and the corresponding receiver at all frequencies between 500 KHz to 1 MHz. Also the maximum allowed cable propagation delay is 4 microseconds.

2.3 Framing

Figure 10 shows the format of a 802.3 frame. The beginning of the frame is marked by the carrier going active and the end marked by carrier going inactive. The preamble has a 56 bit sequence of 101010 ending in a 0. This is followed by 8 bits of start of frame delimiter (sfd) — 10101011. These bits are transmitted with the MSB (leftmost bit) transmitted first. Source and destination fields are 6 bytes long. The first byte is the least significant byte. These fields are transmitted with LSB first. The length field is 2 bytes long and gives the length of data in the Information field. The entire information field is a minimum of 46 bytes and a maximum of 1500 bytes. If the data content of the Informa-

tion field is less than 46, padding bytes are used to make the field 46 bytes long. The Length field indicates how much real data is in the Information field. The last 32 bits of the frame is the Frame Check Sequence (FCS) and contains the CRC for the frame. The CRC is calculated from the beginning of the destination address to the end of the Information field. The generating polynomial (Autodin II) used for CRC is:

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$$

No need for Figure N.

The frames can be directed to a specific node (LSB of address must be 0), to a group of nodes (multicast or group—LSB of address must be 1) or all nodes (broadcast—all address bits must be 1).

2.4 Signal Propagation and Collision

Figure 11 will be used to illustrate three typical situations in a StarLAN with two IHUBs and one HHUB. Nodes A and B are connected to HUB1, nodes C and D to HUB2 and node E to HUB3.






Figure 10. Framing






Situation # 1. A Transmitting



231422-13

Situation #2. A & B Transmitting has a least A serior of mobiles of



231422-14

HUB1, HUB2 are IHUBs HUB3 is the HHUB

Fa, Fb, Fc—Frames from nodes A, B & C Fx—Collision Presence Signal

Figure 11. Signal Propagation and Collisions

Situation #3. A, B & C Transmitting



2.4.1 Situation #1

Whenever node A transmits a frame Fa, it will reach HUB1. If node B is silent, there is no collision. HUB1 will send Fa to HUB3 after re-timing the signal. If nodes C, D and E are also silent, there is no collision at HUB2 or HUB3. Since HUB3 is the HHUB, it sends the frame Fa to HUB1, HUB2 and to node E after re-timing. HUB1 and HUB2 send the frame Fa to nodes A, B and C, D. Thus, Fa reaches all the nodes on the network including the originator node A. If the signal received by node A is a valid Manchester signal and not the Collision Presence Signal (CPS) for the entire duration of the slot time, then the node A assumes that it was a successful transmission.

2.4.2 Situation #2

If both nodes A and B were to transmit, HUB1 will detect it as a collision and will send signal Fx (the Collision Presence Signal) to the HUB3—Note that HUB1 does not send Fx to nodes A and B yet. HUB 3 receives a signal from HUB1 but nothing from node E or HUB2, thus it does not detect the situation as a collision and simply re-times the signal Fx and sends it to node E, HUB2 and HUB1. Fx ultimately reach all the nodes. Nodes A and B detect this signal as CPS and call it a collision.

2.4.3 Situation #3

In addition to nodes A and B, if node C were also to transmit, the situation at HUB1 will be the same as in situation #2. HUB2 will propagate Fc from C towards HUB3. HUB3 now sees two of its inputs active and hence generates its own Fx signal and sends it towards each node.

These situations should also illustrate the point made earlier in the chapter that, the StarLAN network, with nodes connected to multiple HUBs is, logically, equivalent to all the nodes connected to a single HUB (Yet there are some differences between stations connected at different HUB levels, those are due to different delays to the header hub HHUB).

2.5 StarLAN System and Network Parameters

Preamble length (incl. sfd)	64 bits
Address length	6 bytes
FCS length CRC (Autodin II)	32 bits
Maximum frame length	
Minimum frame length	64 bytes
Slot time	
Interframe spacing96	bit times
Minimum jam timing32	
Maximum number of collisions	16
Backoff limit	

Encoding	
Clock tolerance	

3.0 LAN CONTROLLER FOR StarLAN

One of the attractive features of StarLAN is the availability of the 82588, a VLSI LAN controller, designed to meet the needs of a StarLAN node. The main requirements of a StarLAN node controller are:

- 1. IEEE 802.3 compatible CSMA/CD controller.
- Configurable to StarLAN network and system parameters.
- 3. Generation of all necessary clocks and timings.
- 4. Manchester data encoding and decoding.
- 5. Detection of the Collision Presence Signal.
- 6. Carrier Sensing.
- 7. Squelch or bad signal filtering.
- 8. Fast and easy interface to the processor.

82588 performs all these functions in silicon, providing a minimal hardware interface between the system processor and the StarLAN physical link. It also reduces the software needed to run the node, since a lot of functions, like deferring, back off, counting the number of collisions etc., are done in silicon.

3.1 IEEE 802.3 Compatibility

The CSMA/CD control unit on the 82588 performs the functions of deferring, maintaining the Interframe Space (IFS) timing, reacting to collision by generating a jam pattern, calculating the back-off time based on the number of collisions and a random number, decoding the address of the incoming frame, discarding a frame that is too short, etc. All these are performed by the 82588 in accordance to the IEEE 802.3 standards. For inter-operability of different nodes on the StarLAN network it is very important to have the controllers strictly adhere to the same standards.

3.2 Configurability of the 82588

Almost all the networking parameters are programmable over a wide range. This means that the StarLAN parameters form a subset of the total potential of the 82588. This is a major advantage for networks whose standards are being defined and are in a flux. It is also an advantage when carrying over the experience gained with the component in one network to other applications, with differing parameters (leveraging the design).

The 82588 is initialized or configured to its working environment by the CONFIGURE command. After the execution of this command, the 82588 knows its system and network parameters. A configure block in



memory is loaded into the 82588 by DMA. This block contains all the parameters to be programmed as shown in Figure 12. Following is a partial list of the parameters with the programmable range and the StarLAN value:

Parameter	Range	StarLAN Value
Preamble length	2, 4, 8, 16 bytes	. 8
Address length	0 to 6 bytes	6
CRC type	16, 32 bit	32
Minimum frame		
length	6 to 255 bytes	64
Interframe	or data rates up to 2	
spacing	12 to 255 bit times	96
Slot time	1 to 2047 bit times	512
Number of		
retries	0 to 15	15

Parameter	Range	StarLAN Value
Data encoding	NRZI, Man., Diff. Man.	Manch.
Collision	Code viol.,	h clocks are
detection	Bit comp.	Code Viol.

Beside these, there are many other options available, which may or may not apply to StarLAN:

Data sampling rate of 8 or 16
Operating in Promiscuous mode
Reception of Broadcast frames
Internal loopback operation
External loopback operation
Transmit without CRC
HDLC Framing




Figure 12. Configuration Block



3.3 Clocks and Timers

The 82588 requires two clocks; one for the operation of the system interface and another for the serial side. Both clocks are totally asynchronous to each other. This permits transmitting and receiving frames at data rates that are virtually independent of the speed at which the system interface operates.

The serial clock can be generated on chip using just an external crystal of a value 8 or 16 times the desired bit rate. An external clock may also be used.


The 82588 has a set of timers to maintain various timings necessary to run the CSMA/CD control unit. These are timings for the Slot time, Interframe spacing

time, Back off time, Number of collisions, Minimum frame length, etc. These timers are started and stopped automatically by the 82588.

3.4 Manchester Data Encoding and Decoding

In StarLAN the data transmitted by the node must be encoded in Manchester format. The node should also be able to decode Manchester encoded data when receiving a frame—a process also known as clock recovery. The 82588 does the encoding and decoding of data bits on chip for data rates up to 2 Mb/s.

Besides Manchester, the 82588 can also do encoding and decoding in NRZI and Differential Manchester formats, Figure 13 shows samples of encoding in



	Encoding Method	Mid Bit Cell Transitions	Bit Cell Boundary Transitions
	NRZ	Do not exist.	Identical to original data.
	NRZI	Do not exist.	Exist only if original data bit equals 0.
		TRAME SPACING OT TIME (L)	Dependent on present encoded signal level:
MRT	Manchester on the second of th	Exist for every bit of the original data: from 0 to 1 for 1 from 1 to 0 for 0	Exist for consequent equal bits of original data: from 1 to 0 for 1 1 from 0 to 1 for 0 0
	Differential Manchester	Exist for every bit of the original data. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0	Exist only if original data bit equals 0. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0

Figure 13. 82588 Data Encoding Rules

these three formats. The main advantage of NRZI over the other two is that NRZI requires half the channel bandwidth, for any given data rate. On the other hand, since the NRZI signal does not have as many transitions as the other two, clock recovery from it is more difficult. The main advantage of Differential Manchester over straight Manchester is that for a signal that is differentially driven (as in RS 422), crossing of the two wires carrying the data does not change the data received at the receiver. In other words, NRZI and Differential Manchester encoding methods are polarity insensitive (Even though NRZI, Differential Manchester are polarity insensitive, the 82588 expects a high level in the RXD line to detect carrier inactive at the end of frames).

3.5 Detection of the Collision **Presence Signal**

In a StarLAN network, HUB informs the nodes that a collision has occurred by sending the Collision Presence Signal (CPS) to the nodes. The CPS signal is a special signal which contains violations in Manchester encoding. Figure 14 shows the CPS signal. It has a 5 ms period, looking very much like a valid Manchester signal except for missing transitions (or violations) at periodic intervals. When the 82588 decodes this signal, it fails to see mid-cell transitions repeatedly at intervals of 2.5 bit times and hence calls it a code violation. The edges of CPS are marked for illustration as a, b, c, d, ... 1. Let us see how the 82588 interprets the signal if it starts calling the edge 'a' as the mid-cell transition for '1'. Then edge at 'b' is '0'. Now the 82588 expects to see an edge at '*' but since there is none, it is a Manchester code violation. The edge that eventually does occur at 'd' is then used to re-synchronize and, since it is a falling edge, it is taken as a mid-cell transition for '0'. The edge at 'e' is for a '1' and then again there is no edge at '*'. This goes on, with the 82588 flagging code violation and re-synchronizing again every 2.5 bit times. When a transmitting node sees this CPS signal being returned by the HUB (instead of a valid Manchester signal it transmitted), it assumes that a collision occurred. The 82588 has two built-in mechanisms to detect collisions. These mechanisms are very general and can be used for a very broad class of applications to detect collisions in a CSMA/CD network. Using these mechanisms, the 82588 can detect collisions (two or more nodes transmitting simultaneously) by just receiving the collided signal during transmission, even if there was no HUB generating the CPS signal.




Figure 14. 82588 Decoding the Collision Presence Signal



3.5.1 COLLISION DETECTION BY CODE VIOLATION

If during transmission, the 82588 sees a violation in the encoding (Manchester, NRZI or Differential Manchester) used, then it calls it a collision by aborting the transmission and transmitting a 32 bit jam pattern. The algorithm used to detect collisions, and to do the data decoding, is based on finding the number of sampling clocks between an edge to the next one. Suppose an edge occurred at time 0, the sampling instant of the next edge determines whether it was a collision (C), a long pulse (L)—with a nominal width of 1 bit time—, or a short pulse (S)-nominal width of half a bit time. The following two charts show the decoding and collision detection algorithm for sampling rates of 8 and 16 when using Manchester encoding. The numbers at the bottom of the line indicate sampling instances after the occurrence of the last edge (at 0). The alphabets on the top show what would be inferred by the 82588 if the next edge were to be there.

 Collision also if:

RxD stays low for 25 samples or more

A mid cell transition is missing

A single instance of code violation can qualify as collision. The 82588 has a parameter called collision detect filter (CDT Filter) that can be configured from 0 to 7. This parameter determines for how many bit times the violation must remain active to be flagged as a collision. For StarLAN CDT Filter must be configured to 0—that is disabled.

3.5.2 COLLISION DETECTION BY SIGNATURE (OR BIT) COMPARISON

This method of collision detection compares a signature of the transmitted data with that of the data received on the RxD pin while transmitting. Figure 15 shows a block diagram of the logic. As the frame is transmitted it flows through the CRC generation logic. A timer, called the Tx slot timer, is started at the same time that the CRC generation starts. When the count in the timer reaches the slot time value, the current value of the CRC generator is latched in as the transmit signature. As the frame is returned back (through the HUB) it flows through the CRC checker. Another timer—Rx slot timer—is started at the same time as the CRC checker starts checking. When this timer reaches the slot time value, the current value of the CRC checker is latched in as the receive signature. If the received signature matches the transmitted one, then it is assumed that there was no collision. Whereas, if the signatures do not match, a collision is assumed to have occurred.




Figure 15. Collision Detection by Signature Comparison



Note that, even if the collision were to occur in the first few bits of the frame, a slot time must elapse before it is detected. In the code violation method, collision is detected within a few bit times. However, since the signature method compares the signatures, which are characteristic of the frame being transmitted, it is more robust. The code violation method can be fooled by returning a signal to the 82588 which is not the same as the transmitted signal but is a valid Manchester signal—like a 1 MHz signal. Both methods can be used simultaneously giving a combination of speed and robustness.

NOTE:

In order to reliably detect a collision using the collision by bit comparison mode, the transmitter must still be transmitting up to the point where the receiver has seen enough bits to complete its signature. Otherwise, the transmitter may be done before the RX signature is completed resulting in an undetected collision. A sufficient condition to avoid this situation is to transmit frames with a minimum length of 1.5 * slottime (see Figure 16).

3.5.3 ADDITIONAL COLLISION DETECTION MECHANISM

In addition to the collision detection mechanisms described in the preceding sections, the 82588 also flags collision when after starting a transmission any of the following conditions become valid:

 a) Half a slot time elapses and the carrier sense of 82588 is not active.

- b) Half a slot time + 16 bit times elapse and the opening flag (sfd) is not detected.
- c) Carrier sense goes inactive after an opening flag is received with transmitter still active.

These mechanisms add a further robustness to the collision detection mechanism of the 82588. It is also possible to OR an externally generated collision detect signal to the internally generated condition by bit comparison (see Figure 17).

3.6 Carrier Sensing

A StarLAN network is considered to be busy if there are transitions on the cable. Carrier is supposed to be active if there are transitions. Every node controller needs to know when the carrier is active and when not. This is done by the carrier sensing circuitry. On the 82588 this circuit is on chip. It looks at the RxD (receive data) pin and if there are transitions, it turns on an internal carrier sense signal. It turns off the carrier sense signal if RxD remains in idle (high) state for 13/8 bit times. This carrier sense information is used to mark the start of the interframe space time and the back off time. The 82588 also defers transmission when the carrier sense is active.

When operating in the NRZI encoded mode, carrier sense is turned off if RxD pin is in the idle state for 8 bit times or more (see Figure 18).




Figure 16. Limitation of CDBBC Mechanism






Figure 17. Mode 0, Collision Detection

3.7 Squelching the Input

Squelch circuit is used to filter idle noise on the receiver input. Basically two types of squelch may be used: Voltage and time. Voltage squelch is done to filter out signals whose strength is below a defined voltage threshold (0.6 volts for StarLAN). It prevents idle line noise from disturbing the receive circuits on the controller. The voltage squelch circuit is placed right after the receiving pulse transformer. It enables the input to the RxD pin of the 82588 only when the signal strength is above the threshold.

If the signal received has the proper level but not the proper timing, it should not bother the receiver. This is accomplished by the time squelch circuit on the 82588. Time squelching is essential to weed out spikes, glitches and bad signal especially at the beginning of a frame. The 82588 does not turn on its carrier sense (or receive enable) signal until it receives three consecutive edges, each separated by time periods greater than the fast time clock high time but less than 13/8 bit-times as shown in Figure 18.




Figure 18. Carrier Sensing



The carrier sense activation can be programmed for a further delay by up to 7 bit times by a configuration parameter called carrier sense filter.

3.8 System Bus Interface

The 82588 has a conventional bus interface making it very easy to interface to any processor bus. Figure 19

shows that it has an 8 bit data bus, read, write, chip select, interrupt and reset pins going to the processor bus. It also needs an external DMA controller for data transfer. A system clock of up to 8 MHz is needed. The read and write access times of the 82588 are very short—95 ns—as shown by Figure 20. This further facilitates interfacing the controller to almost any processor.




Figure 19. Chip Interface




Figure 20. Access Times

and o2000 has over 50 bytes of registers, and most are accessed only indirectly. Figure 21 shows the register access mechanism of the 82588. It has one I/O port and 2 DMA channel ports. These are the windows into the 82588 for the CPU and the DMA controller. An external CPU can write into the Command register and read from the Status registers using I/O instructions and asserting chip select and write or read lines. Although there is just one I/O port and 4 status registers, they can be read out in a round robin fashion through the same port as shown in Figure 22. Other registers like the Configuration, Individual Address registers can be

accessed only through DMA. All the internal registers can be dumped into memory by DMA using the Dump command. The execution of some of the commands is described in section 4. See the 82588 Reference Manual for details on these commands.

3.9 Debug and Diagnostic Aids

Besides the standard functions that can be used directly for StarLAN, the 82588 offers many debug and diag-




Figure 21. Register Access






Figure 22. Reading the Status Register

nostics functions. The DIAGNOSE command of the 82588 does a self-test of most of the counters and timers in the 82588 serial unit. Using the DUMP command, all the internal registers of the 82588 can be dumped into the memory. The TDR command does Time Domain Reflectometery on the network. The 82588 has two loopback modes of operation. In the internal loopback mode, the TXD line is internally connected to the RXD one. No data appears outside the chip, and the 82588 is isolated from the link. This mode enables checking of the receive and transmit machines without link interference. In the external loopback mode, the 82588 becomes a full duplex device, being able to receive its own transmitted frames. In this mode data goes through the link and all CSMA/CD mechanisms are involved.

3.10 Jitter Performance

When the 82588 receives a frame from the HUB, the signal has jitter. Jitter is the shifting of the edges of the signal from their nominal position due to the transmission over a length of cable. Many factors like, intersymbol interference (pulses of different widths have different delays through the transmission media), rise and fall times of drivers and receivers, cross talk etc., contribute to the jitter. StarLAN specifies a maximum jitter of \pm 62.5 ns whenever the signal goes from a NODE/HUB or HUB/HUB. Figure 23 shows that the jitter tolerance of the 82588 is exactly the required

±62.5 ns at 1 Mbs for both 8X, 16X Manchester encoded data.




Figure 23. 82588 Jitter Performance

4.0 THE 82588


This chapter describes the basic 82588 operations. Please refer to the 82588 reference manual in Intel Microcommunications Handbook for a detailed description. Basic operations like transmitting a frame, receiving a frame, configuring the 82588 and dumping the register contents are discussed here to give a feel for how the 82588 works.



4.1 Transmit and Retransmit Operations

To transmit a frame, the CPU prepares a block in the memory called the transmit data block. As shown in Figure 24, this block starts with a byte count field, indicating how long the rest of the block is. The destination address field contains the node address of the destination. The rest of the block contains the information or the data field of the frame. The CPU also programs the DMA controller with the start address of the transmit data block. The DMA byte count must be equal to or greater than the block length. The 82588 is then issued a TRANSMIT command—an OUT instruction to the command port of the 82588. The 82588 starts generating DMA requests to read in the transmit data block by DMA. It also determines whether and how long it must defer on the link and after that, it starts transmitting the preamble. The 82588 constructs the frame on the fly. It takes the destination address from the memory, source address from its own individual address memory (previously programmed), data field from the memory and the CRC, is generated on chip, at the end of the frame.

- 1. Prepare Transmit Data—Block in Memory
- 2. Program DMA Controller
- 3. Issue Transmit Command on the Desired Channel



Transmit Data Block

4. Interrupt is received on completion of command or if the command was aborted or there was a collision. The status bytes 1 and 2 indicate the result of the operation.

STATUS	ONS	OLLISI	M. OF C	NU	MAX	HRT BEAT	TX DEF
STATUS :	UNDER	LOST	LOST		TX OK		COLL

Figure 24. Transmit Operation

At the conclusion of transmission the 82588 generates an interrupt to the CPU. The CPU can then read the status registers to find out if the transmission was successful. If a collision occurs during transmission, the 82588 aborts transmission and generates the jam sequence, as required by IEEE 802.3, and informs the CPU through interrupt and the status registers. It also starts the back-off algorithm.

To re-attempt transmission, the CPU must reinitialize the DMA controller 7to the start of the transmit data block and issue a RETRANSMIT command to the 82588. When the 82588 receives the retransmit command and the back-off timer has expired, it transmits again. Interrupt and the status register contents again indicate the success or failure of the (re)transmit attempt.

The main difference between transmit and retransmit commands is that retransmit does not clear the internal count for the number of collisions occurred, whereas transmit does. Moreoever, retransmit takes effect only when the back-off timer has expired.

4.2 Configuring the 82588

To initialize the 82588 and program its network and system parameters, a configure operation is performed. It is very similar to the transmit operation. Instead of a transmit data block as in transmit command, a configure data block—shown in Figure 12—is prepared by the CPU in the memory. The first two bytes of the block specify the length of the rest of the block, which specify the network and system parameters for the 82588. The DMA controller is then programmed by the CPU to the beginning of this block and a CONFIGURE command is issued to the 82588. The 82588 reads in the parameters by DMA and loads the parameters in the on-chip registers.

Similarly, for programming the INDIVIDUAL AD-DRESS and MULTICAST ADDRESSes, the DMA controller is used to load the 82588 registers.

4.3 Frame Reception

Before enabling the 82588 for reception the CPU must make a buffer available for the frame to be received. The CPU must program the DMA controller with the starting address of the buffer and then issue the RX_ENABLE command to the 82588. When a frame arrives at the RxD pin of the 82588, it starts being received. Only if the address in the destination address matches either the Individual address, Multicast address or if it is a broadcast address, is the frame deposited into memory by the 82588 using DMA. The format of storage in the memory is shown in Figure 25. At the end, a two byte field is attached which shows the status of the received frame. If CRC, alignment or overrun errors are encountered, they are reported. An inter-






Figure 25. Receive Operation (Single Buffer)

rupt from 82588 occurs when all the bytes have been transferred to the memory. This informs the CPU that a new frame has been received.

If the received frame has errors, the CPU must recover (or re-use) the buffer. Note that the entire frame is deposited into one buffer. The 82588 when NOT configured for the external loopback mode, will detect collisions (code violations) during receptions. If a collision is detected, the reception is aborted and status updated. CPU is then informed by an interrupt (if the collided frame fragment is shorter than the address length, no reception will be started), and no interrupt will happen.

4.3.1 Multiple Buffer Frame Reception

It is also possible to receive a frame into a number of fixed size buffers. This is particularly economical if the received frames vary widely in size. If the single buffer scheme were used as described above, the buffer required would have to be bigger than the longest expected frame and would be very wasteful for very short (typically acknowledge or control) frames. The multiple buffer reception is illustrated in Figure 26. It uses two DMA channels for reception.




Figure 26. Multiple Buffer Reception

As in single buffer reception, the one channel, say channel 0, of the DMA controller is programmed to the start of buffer 1, and the 82588 is enabled for reception with the chaining bit set. As soon as the first byte is read out of the 82588 by the DMA controller and written into the first location of buffer 1, the 82588 generates an interrupt, saying that it is filling up its last available buffer and one more buffer must be allocated. The filling up of the buffer 1 continues. The CPU responds to the interrupt by programming the other DMA channel-channel 1-with the start address of the second buffer and issuing an ASSIGN ALTERNATE buffer command with an INTACK (interrupt acknowledge). This informs the 82588 that one more buffer is available on the other channel. When buffer 1 is filled up (the 82588 knows the size of buffers from the configuration command), the 82588 starts generating the DMA requests on the other channel. This automatically starts filling up buffer 2. As soon as the first byte is written into buffer 2, the 82588 interrupts the CPU again asking for one more buffer. The CPU programs the channel 0 of the DMA controller with the start address of buffer 3, issues an ASSIGN ALTERNATE buffer command with INTACK. This keeps the buffer 3 ready for the 82588. This switching of channels continues until the entire frame is received generating an end of frame interrupt. The CPU maintains the list of pointers to the buffers used.

Since a new buffer is allocated at the time of filling up of the last buffer, the 82588 automatically switches to the new buffer to receive the next frame as soon as the last frame is completely received. It can start receiving the new frame almost immediately, even before the end of frame interrupt is serviced and acknowledged by the CPU. If a new frame comes in, and the previous frame

interrupt is not yet acknowledged, another interrupt needed for new buffer allocation is buffered (and not lost). As soon as the first one is acknowledged, the interrupt line goes active again for the buffered one.

If by the time a buffer fills up no new buffer is available, the 82588 keeps on receiving. An overrun will occur and will be reported in the received frame status. However, ample time is available for the allocation of a new buffer. It is roughly equal to the time to fill up a buffer. For 128 byte buffers it is $128\times8=1024$ ms or approximately 1 millisec. You get 1 ms to assign a new buffer after getting the interrupt for it. Hence the process of multiple buffer reception is not time critical for the system performance.

This method of reception is particularly useful to guarantee the reception of back-to-back frames separated by IFS time. This is because a new buffer is always available for the new frame after the current frame is received.

Although both the DMA channels get used up in receiving, only one channel is kept ready for reception and the other one can be used for other commands until the reception starts. If an execution command like transmit or dump command is being executed on a channel which must be allocated for reception, the command gets automatically aborted when the ASSIGN ALTERNATE BUFFER command is issued to the channel used for the execution command. The interrupt for command abortion occurs after the end of frame interrupt.



4.4 Memory Dump of Registers

All the 82588 internal registers can be dumped in the memory by the DUMP command. A DMA channel is used to transfer the register contents to the memory. It is very similar to reception of a frame; instead of data from the serial link, the data from the registers gets written into the memory. This provides a software debugging and diagnostic tool.

4.5 Other Operations

Other 82588 operations like DIAGNOSE, TDR, ABORT, etc. do not require any parameter or data transfer. They are executed by writing a command to

the 82588 command register and knowing the results (if any) through the status registers.

5.0 StarLAN NODE FOR IBM PC

This chapter deals with the hardware—the StarLAN board—to interface the IBM PC to a StarLAN Network. This is a slave board which takes up one slot on the I/O channel of the IBM PC. Figure 27 shows an abstract block diagram of the board. It requires the IBM PC resources of the CPU, memory, DMA and interrupt controller on the system board to run it. Such a board has two interfaces. The IBM PC I/O Channel on the system or the parallel side and the telephone grade twisted pair wire on the serial side. Figures 28, 29 show the circuit diagram of the board.





Figure 27. 82588 Based StarLAN Node





5.1 Interfacing to the IBM PC I/O Channel

IBM PC has 8 slots on the system board to allow expansion of the basic system. All of them are electrically identical and the I/O channel is the bus that links them all to the 8088 system bus. The I/O channel contains an 8 bit bidirectional data bus, 20 address lines, 6 levels of interrupt, 3 channels of DMA control lines and other control lines to do I/O and memory read/write operations. Figure 30 shows the signals and the pin assignment for the I/O Channel.




Figure 30. I/O Channel Diagram

5.1.1 REGISTER ACCESS AND DATA BUS INTERFACE

The CPU accesses the StarLAN adapter card through 2 I/O address windows. Address 300H is used to access

to 82588 for commands and status, address 301H accesses an on board control port that enables the various interrupt and DMA lines. Even though only two addresses are needed, the card uses all the 16 addresses spaces from 300H to 30FH. This was done to keep simplicity and minimum component count. Registers address decoding is done using a PAL (16L8) and an external NAND gate (U8).

Hex Range	Usage
000-00F	DMA Chip 8237A-5
020-021	Interrupt 8259A
040-043	Timer 8253-5
060-063	PPI 8255A-5
080-083	DMA Page Registers
0AX*	NMI Mask Register
0CX	Reserved
0EX	Reserved
200-20F	Game Control
210-217	Expansion Unit
220-24F	Reserved
278-27F	Reserved
2F0-2F7	Reserved
2F8-2FF	Asynchronous Communications (Secondary)
300-31F	Prototype Card
320-32F	Fixed Disk
378-37F	Printer
380-38C**	SDLC Communications
380-389**	Binary Synchronous Communications (Secondary)
3A0-3A9	Binary Synchronous Communications (Primary)
3B0-3BF	IBM Monochrome Display/Printer
3C0-3CF	Reserved
3D0-3DF	Color/Graphics
3E0-3E7	Reserved
3F0-3F7	Diskette
3F8-3FF	Asynchronous Communications (Primary)

* At power-on time, the Non Mask Interrupt into the 8088 is masked off.


This mask bit can be set and reset through system software as follows:

Set mask: Write hex 80 to I/O Address hex A0 (enable NMI)

Clear mask: Write hex 00 to I/O Address hex A0 (disable NMI)

** SDLC Communications and Secondary Binary Synchronous Communications cannot be used together because their hex addresses overlap.

Figure 31. I/O Address Map



BUSEN_ = DACK1_ & DACK2_ & (! (!AEN & !A9NANDA8 & !A7 & !A6 & !A5 & !A4));

The signal CS__decodes address 300H, it is only active when AEN is inactive meaning CPU and not DMA cycles. LDPORT__ has exactly the same logic for address 301H, but it is only active during I/O write cycles. The I/O port sitting on address 301H is write only. The data BUS lines D0 to D7 are buffered from the 82588 to the PC bus using an 74LS245 transceiver chip.

DO - D7 X Y E R TO 588 R 231422-57

Data Bus Interface

The Bus transceiver is enabled if: A DMA access is taking place, or I/O ports 300H to 30FH are being accessed.

5.1.2 Control Port

As mentioned the StarLAN adapter port has a 4-bit write only control port. The purpose of this port is to selectively enable the DMA and INTERRUPT request lines. Also it can completely disable the transmitter.

Control Port Definition

ENDRQ1	ENDR	Q3	ENINTER	TXEN
ENDRQ1, EN ENINTER			Enable DMA Enable INTE request.	
TXEN		: "1"	Enable the tra	nsmitter.

On power up all bits default to "0".



5.1.3 CLOCK GENERATION

The 82588 requires two clocks for operation. The system clock and the serial clock. The serial clock can be generated on chip by putting a crystal across X1 and X2 pins. Alternatively, an externally generated clock can be fed in at pin X1 (with X2 left open). In both cases, the frequency must be either 8 or 16 times (sampling factor) the desired bit rate. For StarLAN, 8 or 16 MHz are the correct values to generate 1 Mb/s data rate. A configuration parameter is used to tell the 82588 what the sampling factor is. An externally supplied clock must have MOS levels (0.6V-3.9V). Specifications for the crystal and the circuit are shown in Figure 32.

The system clock has to be supplied externally. It can be up to 8 MHz. This clock runs the parallel side of the 82588. Its frequency does not have any impact on the read and write access times but on the rate at which data can be transferred to and from the 82588 (Maximum DMA data rate is one byte every two system clocks). This clock doesn't require MOS levels.

The I/O channel of the IBM PC supplies a 4.77 MHz signal of 33% duty cycle. This signal could be used as a system clock. It was decided, however, to generate a separate clock on the StarLAN board to be independent of the I/O channel clock so that this board can also be used in other IBM PCs and also in some other compatibles. The 8 MHz system clock is generated us-

ing a DIP OSCILLATOR which have the required 50 ppm tolerance to meet StarLAN. This clock is converted to MOS levels by 74HCT00 and fed into both the system and serial clock inputs.

5.1.4 DMA INTERFACE

The 82588 requires either one or two DMA channels for full operation. In this application, one channel is dedicated for reception and the other is used for transmissions and the other commands. Use of only one DMA channel is possible but may require more complex software, also some RX frames may be lost during switches of the DMA channel from the receiver to the transmitter (Those frames will be recovered by higher layers of the protocol). Also using only one DMA channel will limit the 82588 loopback functionality. So the recommendation is to operate with two DMA channels if available. Appendix C describes a method of operating with only one DMA channel without loosing RX frames.

The IBM PC system board has one 8237A DMA controller. Channel 0 is used for doing the refresh of DRAMs. Channels 1, 2 and 3 are available for add-on boards on the I/O Channel. The floppy disk controller board uses the DMA channel 2 leaving exactly two channels (1 and 3) for the 82588. The situation is worse if the IBM PC/XT is used, since it uses channel 3 for the Winchester hard disk leaving just the channel 1 for




Figure 32. Crystal Specifications

the 82588. On the other hand, the IBM PC/AT has 5 free DMA channels. We will assume that 8237A DMA channels 1 and 3 are available for the 82588 as in the case of the IBM PC.

Since the channel 0 of 8237A is used to do refresh of DRAMs all the channels should be operated in single byte transfer mode. In this mode, after every transfer for any channel the bus is granted to the current highest priority channel. In this way, no channel can hog the bus bandwidth and, more important, the refresh of DRAMs is assured every 15 microseconds since the refresh channel (number 0) has the highest priority. This mode of operation is very slow since the HOLD is dropped by the 8237A and then asserted again after every transfer. Demand mode of operation is a lot more suitable to 82588 but it cannot be used because of the refresh requirements.

Whenever the 82588 interfaces to the 8237A in the single transfer mode, there is a potential 8237A lock-up problem. The 82588 may deactivate its DMA request line (DREQ) before receiving an acknowledge from the DMA controller. This situation may happen during command abortions, or aborted receptions. The 8237A under those circumstances may lock-up. In order to solve this potential problem, an external logic must be used to insure that DREQ to the DMA controller is never deactivated before the acknowledge is received. Figure 33 shows the logic to implement this function. This logic is implemented in the 16L8 PAL.

The 82588 DREQ lines are connected to the IBM/PC bus through tri-state buffers which are enabled by writing to I/O port 301H. This function enables the use of either one or two DMA channels and also the sharing of DMA channels with other adapter boards.

5.1.5 INTERRUPT CONTROLLER

The 82588 interrupts the CPU after the execution of a command or on reception of a frame. It uses the 8259A interrupt controller on the system board to interrupt the CPU. There are 6 interrupt request lines, IRQ2 to IRQ7, on the I/O channel. Figure 34 shows the assignment of the lines. In fact, none of the lines are completely free for use. To add any new peripheral which uses a system board interrupt, this interrupt needs to have the capability to share the specific line, by driving the line with a tri-state driver. The 82588 StarLAN adapter board can optionally drive interrupt lines IRQ3, IRQ4 or IRQ5 (An 74LS125 driver is used).

Number	Usage		
NMI	Parity		
0	Timer		
STAR1	Keyboard		
2	Reserved		
3	Asynchronous Communications (Secondary)		
	SDLC Communications BSC (Secondary)		
4	Asynchronous Communications (Primary)		
positionescentis	SDLC Communications		
	BSC (Primary)		
5	Fixed Disk		
6	Diskette		
7	Printer		

Figure 34. IBM PC Hardware Interrupt Listing




Figure 33. DMA Request Logic



5.2 Serial Link Interface

A typical StarLAN adapter board is connected to the twisted pair wiring using an extension cable (typically up to 8 meters—25 ft.). See Figure 35. One end of the cable plugs into the telephone modular jack on the StarLAN board and the other end into a modular jack in the wall. The twisted pair wiring starts at the modular jack in the wall and goes to the wiring closet. In the wiring closet, another telephone extension cable is used to connect to a StarLAN HUB. The transmitted signal from the 82588 reach the on-board telephone jack through a RS-422 driver with pulse shaping and a pulse transformer. The received signals from the telephone jack to the 82588 come through a pulse transformer, squelch circuit and a receive enable circuit.




Figure 35. Path from StarLAN Board to HUB

5.2.1 TRANSMIT PATH

The single ended transmit signal on the TxD pin is converted to a differential signal and the rise and fall times are increased to 150 to 200 ns before feeding it to the pulse transformer (this pulse shaping is not a requirement, but proves to give good results). Am26LS30 is a RS-422 driver which converts the TxD signal to a differential signal. It also has slew rate control pins to increase to rise and fall times. A large rise and fall time reduces the possibility of crosstalk, interference and radiation. By the other hand a slower edge rate increases the jitter. In the StarLAN adapter card, the first approach was used. The 26LS30 converts a square pulse to a trapezoidal one-see Figure 36. The filtering effect of the cable further adds to reduce the higher frequency components from the waveform so that on the cable the signal is almost sinusoidal. The pulse transformer is for DC isolation. The pulse transformers from Pulse Engineering-type PE 64382-was used in this design. This is a dual transformer package which introduces an additional rise and fall time of about 70-100 ns on the signal, helping the former discussed waveshaping.

5.2.2 IDLE PATTERN GENERATION

StarLAN requires transmitters to generate an IDLE pattern after the last transmitted data bit. The IDLE pattern is defined to be a constant high level for 2-3 microseconds. The purpose of this pattern is to insure that receivers will decode properly the last transmitted data bits before signal decay. Currently the 82588 needs one external component to generate the IDLE. The operation principle is to have an external shift register (74LS164) that will kind of act as an envelope detector of the TXD line. Whenever the TXD line goes low




Figure 36. Wave Shaping


intel

(first preamble bit), the output of the shift register (third cell) will immediately go low, enabling the RS-422 driver, the shift register being clocked by TCLK—will time the duration of the TXD high times. If the high time is more than 2 microseconds, meaning that the 82588 has gone idle, the transmitter will be disabled (See Figure 37). Another piece of this logic is the ORing of the output of the shift register with TXEN—signal which comes from the board control port. This signal completely disables the transmitter. The other purpose of this enable signal, is to make sure that after power-up, before the 82588 is configured, the RS-422 drivers won't be enabled (TCLK_ is not active before the configure command). See Figures 28, 29 for the complete circuit.

5.3 RECEIVE PATH

The signal coming from the HUB over the twisted pair wire is received on the StarLAN board through a 100Ω line termination resistor and a pulse transformer. The pulse transformer is of the same type as for the transmit side and its function is dc isolation. The received signal which is differential and almost sinusoidal is fed to the Am26LS32 RS-422 receiver. As seen from Figure 38 the pulse transformer feeds two RS-422 receivers. The one on the bottom is for squelch filtering and the one above is the real receiver which does real zero crossing detection on the signal and regenerates a square digital waveform from the sinusoidal signal that

is received. Proper zero crossing detection is very essential; if the edges of the regenerated signal are not at zero crossings, the resulting signal may not be a proper Manchester encoded signal (self introduced jitter) even if the original signal is valid Manchester. The resistors in the lower receiver keep its differential inputs at a voltage difference of 600 mV. These bias resistors ensure that the output remains high as long as the input signal is more than -600 mV. It is very important that the RxD pin remains HIGH (not LOW or floating) whenever the receive line is idle. A violation of this may cause the 82588 to lock-up on transmitting. Remember, that based on the signal on the RxD pin, the 82588 extracts information on the data being received, Carrier Sense and Collision Detect. This squelch of 600 mV keeps the idle line noise from getting to the 82588. Figure 39 shows that when the differential input of the receiver crosses zero, a transition occurs at the output. It also shows that if the signal strength is higher than -600 mV, the output does not change. (This kind of squelching is called negative squelching, and it is done due to the fact that the preamble pattern starts with a going low transition). Note that the differential voltage at the upper receiver input is zero when the line is idle. The output of the squelch goes to a pulse stretcher which generates an envelope of the received frame. The envelope is a receive enable signal and is used to AND the signal from the real zero crossing receiver before feeding it to the RxD pin of the 82588.






Figure 38. Input Ports




Figure 39. Squelch Circuit Output





5.4 80188 Interface to 82588


Although the 82588 interfaces easily to almost any processor, no processor offers as much of the needed functionality as the 80186 or its 8 bit cousin, the 80188. The 80188 is 8088 object code compatible processor with DMA, timers, interrupt controller, chip select logic, wait state generator, ready logic and clock generator functions on chip. Figure 40 shows how the 82588, in a StarLAN environment interfaces to the 80188. It uses the clock, chip select logic, DMA channels, interrupt controller directly from the 80188. The interface components between the CPU and the 82588 are totally eliminated.

5.5 iSBX Interface to StarLAN

Figure 41 shows how to interface the 82588 in a Star-LAN environment to the iSBX bus. It uses 2 DMA channels—tapping the second DMA channel from a neighboring iSBX connector. Such a board can be used to make a Star-LAN to an Ethernet or a SNA or DEC-NET gateway when it is placed on an appropriate SBC board. It may also be used to give a Star-LAN access to any SBC board (with an iSBX connector) independent of the type of processor on the board.









6.0 THE StarLAN HUB

The function of a StarLAN HUB is described in section 2.0. Figure 42 shows a block diagram of a HUB. It receives signals from the nodes (or lower level HUBs) detects if there is a collision, generates the collision presence signal, re-times the signal and sends it out to the higher level HUB. It also receives signals from the higher level HUB, re-times it and sends it to all the nodes and lower level HUBs connected to it. If there is no higher level HUB, a switch on the HUB routes the upstream received signal down to all the lower nodes. The functions performed by a HUB are:

- *Receiving signals, squelch
- *Carrier Sensing
- *Collision Detection
- *Collision Presence Signal Generation
- *Signal Retiming
- *Driving signals on to the cable
- *Jabber Function
- *Receive protection Timer

6.1 A StarLAN Hub for the IBM/PC

Figure 43 shows the implemention of a 5/6 port HUB for the IBM/PC.

The idea of the following design is to show a HUB that plugs into the IBM/PC backplane. This HUB not only gets its power from the backplane, but also enables the host PC to be one NODE into the StarLAN network. This embedded node scheme enables further savings due to the fact that all the analog interface for this port is saved (receiver, transmitter, transformer, etc).

This kind of board would suit very much a small cluster topology (very typical in departments and small offices) where the HUB board would be plugged into the FILE SERVER PC (PC/XT, PC/AT).

The HUB design doesn't implement the Jabber and the protection timers as called by the 1BASE5 draft standard. Those functions are optional and were not closed during the writing of this AP-NOTE. This HUB does implement the RETIMING circuit which is an essential requirement of StarLAN.

Figures 44 to 49 show a complete set of schematics for the HUB design.




Figure 42. StarLAN HUB











Figure 43. IBM/PC Resident HUB
















6.1.1 HUB INPUT PORTS


Figure 38 shows a block diagram of an input port. Differently than the implementation in Figure 29 the HUB input port is potentially more complex than the NODE input port. The reason being that the HUB is a central resource and much more sensitive to noise. For example, if the NODE input port would falsely interpret noise on an IDLE line as valid signal, the worst case situation would be that this noise would be filtered out by the 82588 time squelch circuitry, on the HUB by the other hand, this false carrier sense could trigger a COLLISION and a good frame (on another input) potentially discarded.

As shown in Figure 38 immediately after the termination resistor, there is a HIGH FREQUENCY FILTER circuit. The purpose of this circuit is to eliminate high frequency noise components keeping noise jitter into the allocated budget (about ±30 ns). A 4 MHz two pole butterworth filter is being recommended by the IEEE 802.3 1BASE5 task force (see Figure 50).

The time squelch for the NODE board is implemented by the 82588 (see section 3.7) this circuit makes sure that pulses that are shorter than a specified duration will be filtered out.

The other components of the block diagram were explained in section 3.0.

The HUB design doesn't implement the HIGH FRE-QUENCY FILTER and TIME SQUELCH. In the HUB design as an output of each input port, two signals are available: Rn, En, (RA, RB..., EA, EB...). The Rn signals are the receive data after the zero crossing receivers. The En lines are CARRIER SENSE signals. The HUB design supports either 5 or 6 input ports, dependent upon if it is configured as IHUB or HUB. Port RE, EE (Figure 49) is bidirectional, configurable for either input or output. Port RF, EF_ is the embedded 82588 port, and doesn't require the analog circuitry (EF is inverted, being generated from the RTS_ signal).



6.1.2 COLLISION DETECTION

Rn and En signals from each channel are fed to a 16L8 PAL, where the collision detection function is performed.

COLLISION DETECTION:

CDT = ! (EA & !EB & !EC & !ED & !EE & EF_ #
! EA & EB & !EC & !ED & !EE & EF_ #
! EA & !EB & EC & !ED & !EE & EF_ #
! EA & !EB & !EC & ED & !EE & EF_ #
! EA & !EB & !EC & ED & !EE & EF_ #
! EA & !EB & !EC & !ED & !EE & !EF_ #
! EA & !EB & !EC & !ED & !EE & !EF_ #
! EA & !EB & !EC & !ED & !EE & !EF_ #

by detecting the presence of activity on more than one input channels. This means if the signal En is active for more than one channel, a collision is said to occur. This translates to the PAL equations:

(only EA active)
(only EB active)
(only EC active)
(only ED active)
(only EE active)
(only EF active)
(none of the inputs active)

COLLISION DETECTION SR-FF:

COLLEN_ = ! (CDT # COLLEN);

of at 88228 teach and to storgung and (set with collision)

COLLEN_ = ! (RESET_ # COLLEN_ # (!CDT & !EA & !EB & !EC & !ED & !EE & EF_);

(reset when all inputs inactive)

RECEIVE DATA OUTPUT:

RCVDAT = ((RA # !EA) & (RB # !EB) & (RC # !EC) & (RD # !ED) & (RE # !EE) & (RF # EF__));

(output is high if no active input)

n Manchester encodsignal which violates

Figure 51. Collision Presence Sign

til all inputs go quiet. This signal is used externally to either enable passing RCVDAT or the collision presence signal (CPS) to the retiming logic. An external multiplexer using 3 nand gates is used for this function. Note that in this specific implementation the CPS/RCVDAT multiplexer is before the retiming logic, which is different from Figure 42 diagram. StarLAN provides enough BIT-BUDGET delay to allow the CPS signal to be generated through the retiming FIFO. In this HUB implementation it was decided to use this option to make sure that the CPS startup is synchronized with the previously transmitted bit as required by the 1BASE5 draft.

6.1.3 THE LOCAL 82588

As described before, the purpose of the local 82588 is to enable the Host IBM/PC to also be a node into the StarLAN network. The interface of this 82588 is exactly similar to the one explained in section 5. The RTS_signal serves as the carrier EF_ signal, and TXD as RF signal. This local node interfaces to the HUB without any analog interface which is a significant saving.


6.1.4 THE COLLISION PRESENCE SIGNAL

The Collision Presence Signal (CPS) is generated by the HUB whenever the HUB detects a collision. It then propagates the CPS to the higher level HUB. The CPS signal pattern is shown in Figure 51. Whenever a Star-LAN node receives this signal, it should be able to detect within a very few bit times that a collision occurred. Since the nodes detect the occurrence of a collision by detecting violations in Manchester encoding, the CPS must obviously be a signal which violates

has missing mid-cell transitions occurring every two and a half bit cells. These are detected as Manchester code violations. Thus, the StarLAN node is presented with collision detection indications every two and a half ms. This results in fast and reliable detection of collisions. CPS has a period of 5 ms.

One may wonder why such a strange looking signal was selected for CPS. The rationale is that this CPS looks very much like a valid Manchester signal—edges are 0.5 or 1.0 microsec. apart—resulting in identical radiation, cross-talk and jitter characteristics as a true Manchester. This also makes the re-timing logic for the signals simpler—it need not distinguish between valid Manchester and CPS. Moreover, this signal is easy to generate.

A few important requirements for CPS signal are: a) it should be generated starting synchronized with the last transmitted bit cell. CPS is allowed to start either low or high, but no bit cell of more than 1 microsecond is allowed (Avoid false idles, very long "low" bits). b) once it starts, it should continue until all the input lines to the HUB die out. Typically, when the collision occurs, the multiplexor in the HUB switches from RCV signal to the CPS. This switch is completely asynchronous to the currently being transmitted data, and by such may violate the requirement of not having bit cells longer than 1 us. In order to avoid those long pulses, the output of the CPS/RCVDAT multiplexer is passed through the retiming circuitry which will correct those long pulses to their nominal value. The reason for restriction b) is to ensure that the CPS is seen by all nodes on the network since it is generated until every node has finished generating the Jam pattern.



231422-42

- · Collision Presence Signal (CPS) is generated by the HUB when it detects more than one input line active.
- CPS violates Manchester encoding rules—due to missing mid-cell transitions—hence is detected as a collision by the DTE (82588).

Choice of Collision Presence Signal

- It is a Manchester look-alike signal-edges are 0.5 or 1.0 µs apart.
 - Identical radiation, crosstalk and jitter characteristics
 - Eases retiming of the signal in the HUB
- It is easy to generate—1.5 TTL pack, or in a PAL

Figure 51. Collision Presence Signal



CPS is generated using a 4-bit shift register and a flipflop as shown in Figure 52. It works off a 2 MHz clock. A closer look at the CPS waveform shows that it is inverse symmetric within the 5 μs period. The circuit is a 5-bit shift register with a complementary feedback from the last to the first bit. The bits remain in defined states (01100) till collision occurs. On collision the bits start rotating around generating the pattern of 0011011001, 0011011001, 00110 \ldots with each state lasting for 0.5 μs .




Figure 52. Collision Presence Signal Generation

6.1.5 SIGNAL RETIMING

Whenever the signal goes over a cable it suffers jitter. This means that the edges are no longer separated by the same 0.5 or 1.0 µs as at the point of origin. There are various causes of jitter. Drivers, receivers introduce some shifting of edges because of differing rise and fall times and thresholds. A random sequence of bits also produces a jitter which is called intersymbol interference, which is a consequence of different propagation delays for different frequency harmonics in the cable. Meaning short pulses have a longer delay than long ones. A maximum of 62.5 ns of jitter can accumulate in a StarLAN network from a node to a HUB or from a HUB to another HUB. The following values show what are the jitter components:

Transmitter skew	±10 ns
Cable Intersymbol interference	±9 ns
Cable Reflections	±8 ns
Reflections due to receiver	
termination mismatch	±5 ns
HUB fan-in, fan-out	±5 ns
Noise Manager of the Saio	
Total VOLTALON latoT	+62.5 ns

It is important for the signal to be cleaned up of this jitter before it is sent on the next stretch of cable because if too much jitter accumulates, the signal is no longer meaningful. A valid Manchester signal would, as

a result of jitter, may no longer be decodable. The process of either re-aligning the edges or reconstructing the signal or even re-generating the signal so that it once again "looks new" is called re-timing. StarLAN requires for the signal to be re-timed after it has travelled on a segment of cable. In a typical HUB two re-timing circuits are necessary; one for the signals going upstream towards the higher level HUB and the other for signals going downstream towards the nodes.

6.1.6 RETIMING CIRCUIT, THEORY OF OPERATION

This section will discuss the principles of designing a re-timing circuit. Figure 53 shows the block diagram of a re-timing circuit. The data coming in is synchronized using an 8 MHz sampling clock. Edges in the waveform are detected doing an XOR of two consecutive samples. A counter counts the number of 8 MHz clocks between two edges. This gives an indication of long (6 to 10 clocks) or short (3 to 5 clocks) pulses in the received waveform. Pulses shorter than 3 clocks are filtered out. Every time an edge occurs, the length—(S)hort or (L)ong—of the pulse is fed into the FIFO. Retiming of the waveform is done by actually generating a new waveform based on the information being pumped into the FIFO. The signal regeneration unit reads the FIFO and generates the output waveform out of 8 MHz clock pulses based on what it reads, either short or longs. In summary every time a bit is read from the fifo, it indicates that a transition needs to occur, and when to fetch the next bit. When idle the output of the retiming logic starts with a "high" level.

FIFO	Output	
empty	1111	
SWAMALTAN	1111 0000	
Set an ion can be	maleumi ii 1111	
splement exactly		
am and the olb		

It can be seen that the output always has edges separated by 4 or 8 clock pulses—0.5 or 1.0 μs .

The FIFO is primarily needed to account for a difference of clock frequencies at the source and regeneration end. Due to this difference, data can come in faster or slower than the regeneration circuit expects. A 16 deep FIFO can handle frequency deviations of up to 200 ppm for frame lengths up to 1600 bytes. The FIFO also overcomes short term variations in edge separation. It is essential that the FIFO fills in up to about half before the process of regeneration is started. Thus, if the regeneration is done at a clock slightly faster than the source clock, there is always data in the FIFO to work from. That is why the FIFO threshold detect logic is necessary, which counts 8 edges and then enables the signal regeneration logic.






Figure 53. Retiming Block Diagram

6.1.7 RETIMING CIRCUIT IMPLEMENTATION

The retiming circuit implementation can be seen in Figures 47, 48. Both figures implement exactly the same function, one for the upstream, and the other for the downstream. The retiming circuit was implemented using about 8 SSI, MSI TTL components, one fifo chip and one PAL. The purpose of implementing this function with discrete components was to show the implementation details. The discussion of the implementation will refer to Figure 47 for unit numbers.

The signal UPIMP which is an output of the HUB multiplexing logic, is asynchronous to the local clock. This signal is synchronized by two flip-flops and fed into an edge generation logic (basically an XOR gate that compares the present sample with the previous one). On every input transition a 125 ns pulse will be

generated at the output of the edge detector (U28). This pulse will reset the 74LS161 counter that is responsible for measuring pulse widths (in X8 clock increments). The output of the pulse discriminator will reflect the previous pulse width every time a new edge is detected. The following events will take place on every detected edge:

- U26 which is the threshold detector will shift one "1" in. The outputs of U26 will be used by the control PAL to start the reconstruction process.
- 2. The output of U23 which specifies the last pulse width will be input into the control PAL for determining if it was a long or short pulse. The result of this evaluation will be the LSIN signal which will be loaded into the fifo (U22).

U22 is the retiming FIFO, it is 16x4 fifo, but only one bit is necessary to store the SHORT/LONG information.



CONTROL LOGIC PAL functions (U25):

Signals definition:

INPUTS: the end should mo-smit ST no 11 anolesime

PD0..PD3: Outputs of the pulse descriminator, indicate the width of the last measured

pulse.

EDD_: Output of the edge detector, pulse of 125 ns width, indicates the occurrence of an

edge in the input data.

THRESH: Output of the threshold logic, indicates at least one bit was already received.

CNTEN: Output of the Threshold logic, indicates 7 bits have been loaded into the FIFO.

7 bits have been loaded into the FIFO, and that signal reconstruction can begin.

CNTEND: The same signal as before delayed by one

OUTDAT: Output of the retiming logic, is feedback into the PAL to implement a clocked T-FF.

RESET_: Resets the retiming logic.

CNTTC: Terminal count of the reconstruction counter, indicating that reconstruction

of a new bit will get started.

OR: Output of the FIFO indicating, that the FIFO is empty and that IDLE genera-

tion can get started.

OUTPUTS:

LDFIFO_: Loads SHORT/LONG indications into

the FIFO.

LSIN: Indicates SHORT/LONG

CNTPE_: Loads FIFO SHORT/LONG output

into the reconstruction counter.

ODAT: Together with the external U21 flip-flop and OUTDAT implement a clocked

T-FF.

Loading the FIFO will be done every time there is an edge, we have passed the one bit filter threshold level, and the pulse width is longer than two 8X clocks. This one bit threshold level serves as a time domain filter discarding the first received preamble bit.

LDFIFO_ = ! (PD1 # PD2 # PD3) & !EDD_ & THRESH);

Whenever there is an edge, we are above the first received bit threshold and the pulse width is longer than "1" the fifo is loaded.

LSIN = ! (PD3 # (PD2 & PD0) # (PD2 & PD1));

Every pulse longer than 6 is considered to be a long pulse.

CNTPE_ = ! ((CNTEN & !CNTEND) # CNTTC);

The reconstruction counter is loaded in two conditions:

Whenever CNTEN comes active, meaning the FIFO threshold of seven was exceeded.

Whenever the terminal count of U24 is active meaning a new pulse is going to be reconstructed.

ODAT = !RESET_ # (!CNTPE_ & !OUTDAT) (A)

(CNTPE_ & OUTDAT) (B)

(!CNTPE_ & !OR)

Minterm (A) and (B) implement a T-FF, whenever CNTPE is "low" to whom the property of the Strip-flop.

Minterm (C) insures the output of the flip-flop will go inactive
"high" when the FIFO is empty. RESET, causes the output to go
"high" on initialization.

U24 as mentioned is the reconstruction counter. This counter is loaded by the control logic with either 8 or 12, it counts up and is reloaded on terminal count. Essentially generating at the output nominal length longs and shorts.

U22 is the retiming FIFO, and its function as mentioned is to accommodate frequency skews between the incoming and outgoing signal.

U27 is the IDLE generation logic. The purpose of this logic is to detect when the FIFO is empty, meaning that no more data needs to be transmitted. On detection of this event this component will generate 2 ms of IDLE time. On the end of IDLE the whole retiming logic will be reset.

6.1.8 DRIVER CIRCUITS

The signal coming out of the RETIMING LOGIC is fed into 26LS30s and pulse transformers to drive the twisted pair lines (See section 5.0 for details).

6.1.9 HEADER/INTERMEDIATE HUB SWITCH

As seen on Figure 43 this hub can be configured as either an intermediate hub, or a Header one. One of the phone jacks, more specifically JACK #5 is either an input port or an output one. In order to implement this function, an 8 position DIP SWITCH (SW1) is used. The phone jacks are marked with UD, DD notation, meaning upstream data, and downstream data respectively. As specified in the StarLAN 1BASE5 draft NODES transmit data on UD pair, and HUBS on the DD pair. Switch SW1 has the function to invert UD, DD in PHONE JACK #5 to enable it to be either input or output port.

6.1.10 JABBER FUNCTION

This design does not implement the jabber unit but it is described here for completeness. IEEE 802.3 does not mandate this feature, but it is "Strongly Recommended". The jabber function in the HUB protects the network from abnormally long transmissions by any node.

Two timers T1, T2 are used by the JABBER function. They may be implemented either as local timers (one for each HUB port) or as global timers shared by all ports. After detecting an input active, timers T1, T2

will be started, and T1 will time out after 25 to 50 ms. T2 will time-out after 51 to 100 ms. During T2 time, after T1 expired, the HUB will send the CP-PAT-TERN informing any jamming stations to quit their transmissions. If on T2 time-out there are still jamming ports, their input is going to be disabled. A disabled port, will be reenabled whenever its input becomes again active and the downward side is idle.

The following is an explanation of the requirement that the downward side be idle to reenable an input port. Consider the case of Figure 54. The figure shows a two port HUB. Port A has two wires Au, Ad for the up and down paths. Port B has Bu, Bd respectively. Port C is the output port, that broadcasts to the other HUBs higher in the hierarchy. Consider the case as shown, where Bu and Bd are shorted together. Suppose the case that port Au is active. Its signal will propagate up in the hierarchy through Cu and come down from Cd to Ad, and Bd. Due to the short between Bd and Bu the signal will start a loop, that will first cause a collision and jam the network forever. This kind of fault is taken care of by the jabber circuitry. T1 and T2 will expire, causing the jabber logic to disable Bu input. Upon this disabling B_u is going to go Idle and be a candidate for future enabling. Suppose now that Au is once again active. If the reenable condition would not require Cd to be IDLE, Bu would be reenabled causing the same loop to happen once again. Note that in this case Cd will be active before B₁₁ causing this port to continue to be disabled and avoiding the jamming situation (Figure 55) gives a formal specification of the jabber function).




Figure 54. Jabber Function




Figure 55. Jabber State Diagram

6.1.11 HUB RECEIVER PROTECTION TIMER

On the end of a transmission, during the transition from IDLE to high impedance state, the transmitter will exhibit an undershoot and/or ringing, as a consequence of transformer discharge. This undershoot/ringing will be transmitted to the receiver which needs to protect itself from false carriers due to this effect. One way of implementing this protection mechanism is to implement a blind timer, which upon IDLE detection will "blind" the receiver for a few microseconds.

Causes of the transmitter undershoot/ringing:

- Difference in the magnitudes of the differential output voltage between the high and the low output stages.
- 2. Waveform assymmetry due to transmitter jitter.
- 3. Transmitter and receiver inductance (transformer L).
- 4. Two to three microseconds of IDLE pattern.

All the described elements will contribute to energy storage into the transformer inductor, which will discharge during the transition of the driver to high impedance.

The blinding timer is currently defined to be from 20 to 30 microseconds for the HUBs, being from 0 to 30 microseconds for the nodes (optional). The 82588 has built-in this function. It won't receive any frames for an inter-frame-spacing (IFS) from the idle detection.

6.1.12 HUB RELIABILITY

Since the StarLAN HUBs form focal points in the network, it is important for them to be very reliable, since they are single points of failure which can affect a number of nodes or can even bring down the whole network. StarLAN 1BASE5 draft requires HUBs to have a mean time between failures (MTBF) of at least 5 years of continuous operation.



7.0 SOFTWARE DRIVER

The software needed to drive the 82588 in a StarLAN environment is not different from that needed in a generic CSMA/CD environment. This section goes into specific procedures used for operations like TRANS-MIT, RECEIVE, CONFIGURE, DUMP, ADDRESS SET-UP, etc. A special treatment will be given to interfacing with the IBM PC—DMA, interrupt and I/O.

Since all the routines were written and tried out in PLM-86 and ASM-86, all illustrations are in these languages.

The following software examples are pieces of an 82588 exerciser program. This program's main purpose was to exercise the 82588 functionality and provide the functions of traffic generation and monitoring. By such the emphasis was on speed and accuracy of statistics gathering.

7.1 Interfacing to IBM PC

The StarLAN board interfaces to the CPU, DMA controller and the interrupt controller on the IBM PC system board. The software to operate the 82588 runs on the system board CPU. The illustrated routines in this section show exactly how the software interface works between the system resources on the IBM PC and the StarLAN board.

7.1.1 DOING I/O ON IBM PC

The safest way to use the PC monitor as an output device and the keyboard as the input device is to use them through DOS system calls. The following is a set of routines which are handy to do most of the I/O:

key\$stat —to find out if a new key has been pressed
keyin\$noecho —to read a key from the keyboard char\$out —to display a character on the screen

msg\$out —to display a character string on the

line\$in —to read in a character string from the keyboard

The exact semantics and the protocol for doing these functions through DOS system calls is shown in the listing in Figure 56. Refer to the DOS Manual for a more detailed description. To make a DOS system call, register AH of 8088 is loaded with the call Function Number and then, a software interrupt (or trap) 21 hex is executed. Other 8088 registers are used to transfer any parameters between DOS and the calling program. The code is written in Assembly language for register access. Let us see an example of the 'msg\$out' routine:

These procedures are called from another module, written in a higher level language like PLM-86. The parameters are transferred to the ASM-86 routines on the stack.

Examples of using the I/O routines:

```
KEY_STATUS = key$stat;
NEW_KEY = keyin$noecho;
call line$in(@LINE_BUFFER);
call char$out(CHAR_OUT);
call msg$out(@('THIS IS A MESSAGE.$'));
```

```
/* INQUIRE KEYBOARD STATUS */
/* INPUT NEW KEY */
/* STRING INPUT */
/* TO OUTPUT CHAR_OUT ON SCREEN*/
/* OUTPUT STRING */
/* NOTE $ TERMINATOR */
```

intel

```
Declarations for external IBM PC I/O routines
                                                  /* key status routine */
               key$stat: procedure byte external;
               end key$stat;
               key$in$noecho: procedure byte external; end key$in$noecho;
                                                          /* console input routine */
               char$out: procedure(char) external; /* console output routine */
declare char byte;
end char$out;
               msg$out: procedure(msg$ptr) external;
declare msg$ptr pointer;
end msg$out;
                                                           /* console string output routine
              line$in: procedure(line$ptr) external; /* console string input routine declare line$ptr pointer; end line$in;
               Assembly Language implementation of the routines
               $TITLE(IBM/PC DOS CALLS PROCEDURES)
                          NAME DOSPROCS
                                  GROUP DATA
               CGROUP
                                  GROUP CODE
                                   SEGMENT WORD PUBLIC 'DATA'
               DATA
                                  ENDS
               DOS
                          EQU
                                  21H
               CODE
                                  SEGMENT WORD PUBLIC 'CODE'
ASSUME CS:CGROUP, DS:DGROUP
                                                                                               231422-58
                    ; CHAR$OUT: PROCEDURE(CHAR) EXTERNAL; DECLARE CHAR BYTE;
                    : END CHAR$OUT:
               Outputs character to the screen.
                    ; DOS system call 2
                    CHAR
                                                    [BP+4]
                                           EQU
                                                                   STACK
                                 PROC NEAR
                    CHAROUT
                                  PUBLIC CHAROUT
                                                                  ! CHAR ! x
                                  PUSH
                                           BP BP, SP
                                                              | IIP lo ! x-1
                                  MOV
                                           DL, CHAR
AH, 2
                                  MOV
                                  MOV
                                                                  !IP hi ! x-2
                                  INT
                                           DOS
                                  POP
                                           BP
                                                                  IBP 10 ! x-3
                                  RET
                    CHAROUT
                                           ENDP
                                                                  KEYIN$NOECHO: PROCEDURE BYTE EXTERNAL;
                    : END KEYIN$NOECHO;
: Reads character without echoing to display
KEYINNOECHO PROC NEAR PUBLIC KEYINNOECHO
VOMine memory buffers for Configure
                                       AH, 8 May had (DOS call 8) make a moz awale to sure
            another summand bear RET
                                       DOS
                    KEYINNOECHO ENDP
                             Figure 7-56. I/O Routines for IBM/PC (continued)
                                                                                          231422-59
```

Figure 56. I/O Routines for IBM/PC






Figure 56. I/O Routines for IBM/PC (Continued)

7.2 Initialization and Declarations

Figure 57 shows some declarations describing what addresses the devices have and also some literals to help understand the other routines in this section.

Figure 58 shows the initialization routines for the IBM PC and for the 82588. It also shows some of the typical values taken by the memory buffers for Configure, IA_Set, Multicast and transmit buffers.



Following are some literal declarations that are used in the procedure examples

```
Following are some literal declarations that are used in the procedure examples declare
                          OS_588
    brd_port
pic_mask
     pic_ocw2
dma_mask
    dma_mode dma_flff
     dma_addr_1
     dma_bo_1
    dma_addrh_1
dma_addr_3
     dma bo 3
     dma_addrh_3
    dma_on_1
dma_on_3
dma_off_1
dma_off_3
enable_588
    seoi_pico
                                                              /* SPECIFIC BOI LEVEL

/* MEMORY TO 82588

/* 82588 TO MEMORY

/* RX ON CHANNEL # 1

/* RX ON CHANNEL # 3

/* TX ON CHANNEL # 3
     rx_dir
                                 literally '045h'
literally '047h'
literally '049h'
literally '04bh'
    dma_rx_mode_1
    dma_rx_mode_3
    dma tx mode 1
    dma_tx_mode_3
                                                                                                                          231422-62
```

Figure 57. Literal Declarations

Initialization Routines and a sales and and and a

```
MOGA_888 DI Initialization routines
                                                        /* SYSTEM INITIALIZE */
sys_init: procedure;
                                                                   call set$interrupt (13,intr_588); /* BASE 8, LEVEL 5 */
output(pio_mask) = input(pio_mask) and enable_588; /* EMABLE 588 INTERR. */
output(pio_oow2) = seoi_pioo; /* ACKS PENDING INTERR*/
  wr_ptr,rd_ptr,fifoont=0;
                                                                                                                                                                                                             2823 - 1 /* RESET STATUS FIFO */
/* CONVERT SEG:OFFSET FORMAT TO 20 BIT ADDRESSES */
                                                                 iaset_dma_addr = convert_20bit_addr(@ia_set_buff_588(0));
onf_dma_addr = convert_20bit_addr(@config_588(0));
dmp_dma_addr = convert_20bit_addr(@dump_buff_588(0));
on_dma_addr = convert_20bit_addr(@multicast_buff_588(0));
tx_dma_addr = convert_20bit_addr(@tx_buffer_588(0));
                                                                do 1=0 to 7;
rx_dma_addr(1)=convert_20bit_addr(@rx_buffer(1).buff(0));
                                                                   output(brd_port)=Offh; /* ENABLE DMA AND INTERRUPT DRIVERS */ 1980 A A Control of the control of
                                                                 end sys_init;
             (OM) 22 82588 initialization
                                                      init_588: procedure;
                      config_588(00) - 10;
                                                                                                                                                 /* TO CONFIGURE ALL 10 PARAMETERS
                                                            onfig_588(00) = 10;
onfig_588(01) = 00;
onfig_588(02) = 0001000b;
onfig_588(03) = buff_len/4;
onfig_588(05) = 0000000b;
onfig_588(05) = 0000000b;
onfig_588(06) = 96;
onfig_588(07) = 0;
onfig_588(08) = 11110010b;
config_588(09) = 00000100b;
config_588(10) = 10001000b;
onfig_588(11) = 64;
                                                                                                                                                                        /* MODE 0, 8 MHZ CLOCK, 1 MB/S */
* RECEIVE BUFFER LENGTH
/* NO LOOPBACK, ADDR LEN = 6, PREAMBLE = 8 */
* IDIFFERENTIAL MANCHESTER = OFF */
* IFS = 96 TCLK */
* SLOT TIME = 512 TCLK */
* MAX. NO. RETRIES = 15 */
* MANCHESTER ENCODING */
* INTERNAL CRS AND CDT, CRSF = 0 */
* MIN FRAME LENGTH = 84 EYTES = 512 BITS */
                                                                                                                            buff_len/4;
00100110b;
                                                                                                                                                                                                                                                                                                                                                            231422-63
```

Figure 58. Initialization Routines

```
ia_set_buff_588(0) = 6;
ia_set_buff_588(1) = 0;
ia_set_buff_588(2) = 000h;
ia_set_buff_588(3) = 041h;
ia_set_buff_588(4) = 000h;
ia_set_buff_588(6) = 000h;
ia_set_buff_588(6) = 000h;
ia_set_buff_588(0) = 12;
multioast_buff_588(00) = 12;
multioast_buff_588(00) = 12h;
multioast_buff_588(02) = 11h;
multioast_buff_588(03) = 12h;
multioast_buff_588(03) = 12h;
multioast_buff_588(03) = 13h;
multioast_buff_588(06) = 15h;
multioast_buff_588(08) = 15h;
multioast_buff_588(08) = 15h;
multioast_buff_588(08) = 15h;
multioast_buff_588(08) = 21h;
multioast_buff_588(08) = 22h;
multioast_buff_588(08) = 22h;
multioast_buff_588(08) = 25h;
multioast_buff_588(10) = 25h;
multioast_buff_588(11) = 25h;
multioast_buff_588(11) = 25h;
multioast_buff_588(11) = 25h;
multioast_buff_588(11) = 25h;
multioast_buff_588(12) = 01h;
// x_buffer_588(01) = tx_frame_len_mod_256;
tx_buffer_588(01) = tx_frame_len_f_266;
tx_buffer_588(01) = tx_frame_len_f_266;
tx_buffer_588(01) = tx_frame_len_f_266;
tx_buffer_588(01) = tx_frame_len_f_266;
tx_buffer_588(05) = 01ah;
tx_buffer_588(06) = 01bh;
tx_buffer_588(07) = 016h;
end_init_588;
```

Figure 58. Initialization Routines (Continued)

7.3 General Commands

Operations like Transmit, Receive, Configure, etc. are done by a simple sequence of loading the DMA controller with the necessary parameters and then writing the command to the 82588.

Example: Configure Command

To configure the operating environment of the 82588. This command must be the first one to be executed after a RESET.

```
call
DMA_LOAD(1,1,12,@CONFIG_588_ADDR);
output (CS_588) = 12h;
```

The first statement is the prologue to the configure command to the 82588 which calls a routine to load and initialize the DMA controller for the desired operation. This routine is described in section 7.4. The parameters for DMA_LOAD are:

```
first parameter = 82588 channel
number ( = 1)
second parameter = direction ( = 1,
memory >> 82588)
third parameter = length of DMA
transfer ( = 12)
```

```
fourth parameter = pointer to a 20 bit
address of the
memory buffer
(=@CONFIG_588_ADDR)
```

The second statement writes 12h to the command register of the 82588 to execute a Configure command on channel 1.

When the command execution is complete (successfully or not), 82588 interrupts the 8088 CPU through the 8259A, on the system board. This executes the interrupt service routine, described in section 7.5, which takes the epilogue action for the command.

Most operations are very similar in structure to Configure. The 82588 Reference Manual describes them in detail. Figure 59 shows a listing of the most commonly used operations like:

CONFIGURE	INDIVIDUAL-ADDRESS (IA) SET-UP
TRANSMIT	MULTICAST-ADDRESS (MC) SET-UP
DIAGNOSE	RECEIVE (RCV) -ENABLE
DUMP	RECEIVE (RCV) -DISABLE
TDR	RECEIVE (RCV)-STOP
RETRANSMIT	READ-STATUS



```
/* COMMAND - 01 */
 ia_set: procedure public;
     call dma_load(cmd_channel,tx_dir,8,@iaset_dma_addr);
     /* SET DMA CHANNEL 0 OR 1 TO TRANSFER FROM MEMORY
TO THE 82588. iaset_dma_addr VARIABLE STORES THE
20 BIT POINTER TO THE INDIVIDUAL ADDRESS BUFFER */
     if cmd_channel then output (cs_588) = 11h; else output(cs_588) = 01h;
     /* EVERY COMMAND CAN BE EXECUTED IN EITHER DMA CHANNEL 0 OR 1.
THE VARIABLE cmd_channel indicates the required channel */
end ia set:
/*----
config: procedure public;
                                                        /* COMMAND - 02 */
     call dma_load(omd_channel,tx_dir,12,@onf_dma_addr);
if omd_channel then output (os_588) = 12h;
else output(os_588) = 02h;
end config;
multicast: procedure public; des (ast.on as /* COMMAND - 03 */ de sides y
     call dma_load(cmd_channel,tx_dir,14,@mo_dma_addr); df cmd_channel then output (cs_588) = 13h; else output(cs_588) = 03h;
end multicast;
transmit: procedure(buffer_len) public; /* COMMAND - 04 */
      declare buffer_len word;
     tx_buffer_588(00) = low(buffer_len);
tx_buffer_588(01) = high(buffer_len);
     call dma_load(omd_channel,tx_dir,1536,@tx_dma_addr);
    if cmd_channel then output (cs_588) = 14h; else output(cs_588) = 04h;
end transmit;
                                                                                                       231422-65
```

Figure 59. General Commands

```
/* COMMAND - 05 */
  tdr: procedure public;
            if cmd_channel then output (cs_588) = 15h; depended the head and the else output(cs_588) = 05h;
                                                                                                            /* COMMAND - 06 */
  dump_588: procedure public;
            call dma_load(omd_channel,rx_dir,64,@dmp_dma_addr);
if cmd_channel then output (os_588) = 16h;
else output(os_588) = 06h;
  end dump_588;
  diagnose: procedure public; /* COMMAND - 07 */
            if omd_channel then output (os_588) = 17h; else output(os_588) = 07h;
  end diagnose;
  rcv_enable: procedure(channel,buffer_no,len) public; /* COMMAND - 08 */
            declare channel byte; the second of the seco
            declars buffer no byte;
call dma_load(channel.rx_dir,len,&rx_dma_addr(buffer_no));
if rx_channel then output (os_588) = 18h;
else output(os_588) = 08h;
  end rov_enable;
                                                                                                  /* COMMAND - 10 */
  rov_disable: procedure public;
            enable_rov=0;
            output(cs_588)=Oah;
                                                                                                                                                                                                                      231422-66
rov_stop: procedure public;
                                                                                                              /* COMMAND - 11 */
            enable_rov=0;
output(os_588)= Obh;
  end rov stop:
  retransmit: procedure public;
                                                                                                               /* COMMAND - 12 */
             call dma_load(omd_channel,tx_dir,1536,@tx_dma_addr);
if cmd_channel then output (os_588) = 1ch;
else output(os_588) = 0ch;
  end retransmit:
  abort: procedure public;
                                                                                                         /* COMMAND - 13 */
            output(cs_588)= 1dh;
call new_status(1);
  end abort:
                                                                                                         /* COMMAND - 14 */
  reset_588: procedure public;
            enable_rov=0;
output(os_588) = leh;
call config;
  end reset_588;
                                                                                                                                                                                                                      231422-67
```

Figure 59. General Commands (Continued)



7.4 DMA Routines

DMA_LOAD procedure is used to program the 8237A DMA controller for all the operations requiring DMA service. It also starts or enables the programmed DMA channel after programming it. Figure 60 shows

the listing of this procedure. It accepts 4 parameters from the calling routine to decide the programming configuration for the 8237A. The parameters for DMA_LOAD are: Channel, direction, buff_len, and buff_addr.

```
Converting a pointer SEG:OFFSET to a 20 bit address that he do not be a convert_20bit_addr:procedure(ptr) dword public;
                                 ptr pointer,
ptr_addr pointer,
ptr_20bit dword ,
(wrd based ptr_addr)(2) word;
                  declare
                  MG Ustend convert_20bit_addr; Tallotymas MGI 22103 and track bad bad
         TEM/PC DMA loading procedure
             dma_load: procedure(channel,direction,buff_len,buff_addr) reentrant public;
     declare channel byte; /* CHANNEL *, 0 or 1
declare direction byte; /* 0-RX, 588 -> MEM; 1-TX, MEM -> 588 */
declare buff_len word; /* BYTE COUNT
declare buff_addr pointer; /* BUFFER ADDR IN 20 BITS FORM
declare (wrd based buff_addr)(2) word;
    ohannel-channel and 1; /* GET LEAST SIGNIFICANT BIT */
                  if channel-0 then do; output(dma_flff) - 0; /* CLEAR FIRST/LAST FLIP-FLOP if direction-0
                                                             /* EXECUTE COMMAND ON CHANNEL 1 */
/* CLEAR FIRST/LAST FLIP-FLOP */
                     if direction-0
then output(dma_mode)-dma_rx_mode_1; /* DIRECTION BIT, TELLS
else output(dma_mode)-dma_tx_mode_1; /* TRANSMIT OR RECEIVE
'/* cutput(dma_addr_1) = low (wrd(0)); /* LOAD LSB ADDRESS BYTE
'/* cutput(dma_addr_1) = high(wrd(0)); /* LOAD MSB ADDRESS BYTE
'/* cutput(dma_addr_1) = low (wrd(1)); /* LOAD PAGE REGISTER
'/* cutput(dma_bc_1) = low (buff_len); /* LOAD LSB BYTE COUNT
'/* cutput(dma_bc_1) = high(buff_len); /* LOAD MSB BYTE COUNT
'/* cutput(dma_mask) = dma_on_1; /* START CHANNEL 1
'** START CHANNEL 1
                   else do;
output(dma_flff) = 0;
                                                             /* SAME AS BEFORE FOR CHANNEL 3
                     output(dma_mask) = dma_on_3;
             end dma_load;
                                                                                                                                      231422-68
```

Figure 60. DMA Routine



One peculiarity about this procedure is that in order to speed up the DMA step-up, this procedure doesn't get a pointer to the buffer, but a pointer to a 20 bit address in the 8237 format. The 8088/8086 architecture define pointers as 32 bits seg:offset entities, where seg and offset are 16 bit operands. By the other hand the IBM/PC uses an 8237A and a page register, requiring a memory address to be a 20 bit entity. The process of converting a seg:offset pointer to a 20 bit address is time

consuming and could negatively affect the performance of the 82588 driver software. The decision was to make the pointer/address conversions during initialization, considering that the buffers are static in memory (essentially removing this calculation from the real time response loops).

Figure 61 is a listing of the DMA_LOAD procedure for the 80188 or 80188 on-chip DMA controller. It has the same caller interface as the 8237A based one.

```
dma_load: procedure(channel, direction, trans_len, buff_addr) reentrant;
/* To load and start the 80186 DMA controller for the desired operation */
  declare dma_rx_mode literally '1010001001000000b'; /* rx channel */
         /* src=IO, dest=M(inc), sync=src, TC, noint, priority, byte */
  declare dma_tx_mode literally '000011010000000b'; /* tx channel */
/* src=M(inc), dest=IO, sync=dest, TC, noint, noprior, byte */
  declare channel byte;
                              /* channel #
 declare direction byte; /* 0 = rx, 588 -> mem; 1 = tx, mem -> 588 declare trans_len word; /* byte count declare buff_addr pointer; /* buffer pointer in 20 bit addr. form
  declare (wrd based buff_addr)(2) word;
  do case channel and 00000001b:
    do case direction and 00000001b;
      output(dma_0_dph) = wrd(1);
      output(dma_0_sp1) = ch_a_588;
      output(dma_0_sph)
                           = 0;
      output(dma_0_tc)
                           = trans_len;
      output (dma_0_cw)
                          = dma_rx_mode or 0006h; /* Start DMA ch1 0 */
      end:
      do;
                         /* channel 0, memory to 588 */
      output(dma_0_dpl)
                           = ch_a_588;
      output(dma_0_dph)
                           = 0;
     output(dma_0_sp1)
output(dma_0_sph)
                           = wrd(0);
                           = wrd(1);
      output(dma_0_tc)
                           = trans_len;
      output(dma_0_cw)
                           = dma_tx_mode or 0006h; /* Start DMA ch1 0 */
      end:
   end;
                                                                              231422-69
```

Figure 61. 80186 DMA Routines



```
do case direction and 00000001b;

do;

output(dma_1_dpl) = wrd(0);

output(dma_1_spl) = ch_b_588;

output(dma_1_spl) = 0;

output(dma_1_tc) = trans_len;

output(dma_1_cw) = dma_rx_mode or 0006h; /* Start DMA chl 1 */

end;

do;

output(dma_1_dpl) = 0;

output(dma_1_dpl) = ch_b_588;

output(dma_1_dpl) = ch_b_588;

output(dma_1_dpl) = ch_b_588;

output(dma_1_spl) = wrd(0);

output(dma_1_spl) = wrd(0);

output(dma_1_spl) = wrd(1);

output(dma_1_tc) = trans_len;

output(dma_1_tc) = trans_len;

output(dma_1_tc) = trans_len;

output(dma_1_cw) = dma_tx_mode or 0006h; /* Start DMA chl 1 */

end;

end;

end dma_load;
```

Figure 61. 80186 DMA Routines (Continued)

7.5 Interrupt Routine

The interrupt service routine, 'intr_588', shown in Figure 62, is invoked whenever the 82588 interrupts. The main difficulty in designing this interrupt routine was to speed its performance. Fast status processing was a basic requirement to be able to handle back to back frames.

The interrupt handler will read 82588 status, and put them into a 64 byte long EVENT_FIFO. Those statuses are going to be used in the main loop for updating screen counters. All the statistics are updated as fast as possible in the interrupt handler to fulfill the backto-back frame processing requirement.

The interrupt handler is not reentrant, interrupts are disabled at the beginning and reenabled on exit.



```
Interrupt service routine
                                                                   intr_588: procedure interrupt 13;
                                                                                                                                                                           declare stat
                                                                                                        event
                                                                                                        (st0,st1,st2,st3)
                                                                                                      rx_st0
rx_st1
                                                                            /* FOLLOWING LITERALS HAVE THE PURPOSE OF ENABLE ACTING
ON EITHER CHANNEL 1 OR S SELECTIVELY
                                                                           declare
                                                                                stop_omd_dma literally 'if omd_ohannel_then output(dma_mask)-dma_off_3;
else output(dma_mask)-dma_off_1',
stop_rx_dma literally 'if rx_ohannel_then output(dma_mask)-dma_off_1',
issue_rtx_omd literally 'if omd_ohannel_then output(os_588)-1Ch;
else output(os_588)-0oh',
issue_tx_omd literally 'if omd_ohannel_then output(os_588)-1ch;
else output(os_588)-0h';
else output(os_588)-0h';
                                                                                                                                                                                                         /* DISABLE INTERRUPTS */
/* NO INTERR. NESTING */
/* RLS 588 PTR, START O */
                                                                               disable:
                                                                               output(cs_588) =Ofh;
                                                                              event_fifo(wr_ptr).st0,st0=input(os_888); /* READ 82888 STATUS */0 _samb bits event_fifo(wr_ptr).st1.st1=input(os_888); /* REGISTERS, PASSING */ event_fifo(wr_ptr).st2,st2=input(os_888); /* REMEN TO THE MAIN */ event_fifo(wr_ptr).st3,st3=input(os_588); /* PROGRAM ON THE FIFO */
                                                                              wr_ptr=(wr_ptr+1) and Ofh; /* INCREMENT FIFO fifoont-(fifoont+1) and Ofh; /* COUNTERS
event-stO and Ofh:
                                                                                                                                                                                                  /* GET EVENT FIELD */ TO TO TO THE COLUMN TO
output(os_588)-80h;
                                                                                                                                                                                                          /* ACKNOWLEDGE 82588 */
statuses are going to be used in the main loop for updating screen counters. All the statistics are updated as many
                                                                                                                                                                                /* INTERRUPT 231422-71
 bad any Hilling of religing do case, event; is ni aldisson as
ev_00:;
ev_01: stop_cmd_dma;
ev_02: stop_cmd_dma;
ev_03: stop_cmd_dma;
ev_04: do;
                                                                                                                                                                                 /* NOP COMMAND */
* IA_SETUP. STOP DMA */
* CONFIGURE, STOP DMA */
/* MULTICAST. STOP DMA */
* TRANSHIT DOME */
                hize no haldenson bus on stop_omd_dma; haldenb
                                                                                             /\,{}^{\ast} CHECK IF THERE WAS A COLLISION AND IS NOT THE MAX COLLISION
                                                                                               stat=(st2 and 10000000b) or (st1 and 00100000b);
                                                                                             if (stat-60h)
then do;
call dma_load(omd_channel,tx_dir,1536,&tx_dma_addr);
                                                                                                                    end:
                                                                                            else do;
if in_loop /* EXECUTING TRANSMISSIONS IN LOOP */
then do; /* RE ISSUE TRANSMIT COMMAND */
call dma_load(cmd_ohannel.tx_dir,1836,&tx_dma_addr
                                                                                                                              issue_tx_cmd;
total_tx_count=total_tx_count+1;
                                                                                                                              end:
                                                                                                            if (st2 and 00100000b) = 0 /* BAD TRANSMIT*/
                                                                                                                  (st2 and UUIUUUUUU;
then do;
bad_tx_count = bad_tx_count + 1;
/* INCREMENT UNDERFUN COUNTER
tmp=scr(tmp:=st2,1);
tx_under=tx_under plus 0;
/* INCREMENT LOST CTS COUNTER
                                                                                                                                /* INCREMENT LOST CTS COUNTER

*/
tmp=Scr(tmp,1);
lost_cts=lost cts plus 0;

* INCREMENT LOST CRS COUNTER

*/
tmp=Scr(tmp,1);
lost_crs=lost_crs plus 0;
if (stat-OACh) /* INC COLLISIONS COUNTER

then coll_ont(17) = coll_cnt(17) + 1;
                                                                                                                                 end:
                                                                                                            end;
                                                                                                            /* INCREMENT DEFER COUNTER tmp-scl((tmp:-stl),1); tx_defer-tx_defer plus 0;
                                                                                                                                                                                                                                                                                         231422-72
```

Figure 62. Interrupt Routine



```
/* TDR COMMAND, STOP DMA
/* DUMP COMMAND, STOP DMA
/* DIAGNOSE CMD, STOP DMA
/* RECEIVED FRAME
                     ev_06: stop_cmd_dma;
ev_07: stop_cmd_dma;
                     ev_08:
                                     do;
stop_rx_dma;
i=(ourrent_buff+1) and 0000011lb; /* INC BUFFER NO. MOD 8*/
if enable_rov:0 /* IF RECEIVER IS ON */
then do;
    call dma_load(rx_ohannel, rx_dir, 1532, &rx_dma_addr(i));
    if rx_ohannel then output(os_588)= 18h;
    else output(os_588)=08h;
    rx_buffer(i).ohain_ont=0;
    end:
                                      do:
                                                                       end:
                                      else call rov_disable;
                                                                                                                                                             /* DISABLE RECEIVER
                                     * FIND ADDRESS OF END OF CURRENTLY RECEIVED BUFFER

* BY CALCULATING IT WITH THE 82586 BYTE COUNT REGS.

rx_buff_off-(shl(double(st2),8) or double(st1));

* READ STATUS BYTES FROM MEMORY

rx_st0-rx_buffer(current_buff).buff(rx_buff_off-2);

rx_st1-rx_buffer(current_buff).buff(rx_buff_off-1);

* UPDATE ACTUAL BUFFER SIZE

rx_buffer(current_buff).st0-rx_st0;

rx_buffer(current_buff).st0-rx_st0;

rx_buffer(current_buff).st1-rx_st1;

current_buff-1;

* UPDATE TOTAL RECEIVED BUFFERS

total_rov_count-total_rov_count+1;

* UPDATE STATISTICS

if (rx_st1 and 00100000b)-0
                                    Cotal rov_count-total rov_count+1;

'* UPDATE STATISTICS

if (rx_stl and 00100000b)=0

then do;
bad_rov_count-bad_rov_count+1;

'* INCREMENT NO END OF FRAME COUNTER

tmp=sor(tmp:-rx_st0.7');
no_eof=no_eof plus 0;

'* INCREMENT SHORT FRAME COUNTER

tmp=sor(tmp,1);
srt_frm=srt_frm plus 0;

'* INCREMENT RX OVERRUN COUNTER

tmp=sor(tmp:-rx_st1.1);
rx_over=rx_over_plus 0;

'* INCREMENT ALIGNMENT ERROR COUNTER

tmp=sor(tmp,2);
alg_err=alg_err_plus 0;

'* INCREMENT CRC ERROR COUNTER


tmp=sor(tmp,1);
cro_err=oro_err_plus 0;
end;
end;
                                                                                                                                                                                                                                                 */
                                                                                                                                                                                                                                                 1/
                                     end;
                                                                                                                                                                                                                                                                               231422-73
                                                                        /* EV_09 REQUESTS ASSIGNMENT OF A NEW BUFFER */
call allocate_new_buffer(not(rol(st3,1)) and 00000001b);
stop_rx_dma; /* RECEIVE DISABLE */
stop_rx_dma; /* STOP RECEIVE */
do; /* RE-TRANSMIT DONE */
stat=(st2 and 10000000b) or (st1 and 00100000b);
if (stat=80h) */
                                      ev_09:
                                      ev_10:
ev_11:
                                      ev_12:
                                                                        if (Stat=out)
then do;
    call dma_load(l,tx_dir,1536,@tx_dma_addr);
    issue_rtx_omd;
    coll_ont(17) = coll_ont(17) + 1;
    total_tx_count=total_tx_count+1;
    bad_tx_count=bad_tx_count + 1;
                                                                    bad_tx_oountend;
end;
end;
else do;
if in_loop
then do: /* LOOP RETRANSMISSIONS
oall_dma_load(cmd_channel,tx_dir,l536,&tx_dma_a
issue_tx_cmd;
total_tx_oount=total_tx_count+1;
end;
/* MAX_COLLISION
*/
                                                                                                      then do;


coll_ont(18) = coll_ont(18)+1;
coll_ont(17) = coll_ont(17)+1;
bad_tx_count=bad_tx_count +1;
end;
                                                                                           /* UPDATE SPECIFIC COLLISION COUNTER else coll_cnt(stl and Ofh)
                                                                                                                                   = coll_ont(stl and Ofh) + 1;
                                                                                          end;
                                                                         end;
                                                                        stop_omd_dma;
                                     ev_13:
                                                                                                                                         /* EXECUTION ABORTED
                                    ev_14: ;
ev_15: stop_cmd_dma;
                                                                                                                             /* DIAGNOSE FAILED
               /* ACKNOWLEDGE 8259A INTERRUPT output(pio_ocw2)= seoi_pico; /* SPECIFIC EOI FOR 8259
end intr 588:
                                                                                                                                                                                                                                                                                                   231422-74
```

Figure 62. Interrupt Routine (Continued)









1919 PLAN GET AWAY TO COR Figure 64. Received Signal Eye Diagram

APPENDIX B 802.3 1BASE5 MULTI-POINT EXTENSION (MPE)

As previously stated, one of the most important advantages of StarLAN is being able to work on already installed phone wires. This advantage is considerably diminished in Europe where numerous constraints exist to the using of those wires:


- 1. Wire belongs to local PTTs.
- 2. Not enough spare wires.


This same issue is raised when talking about small businesses where in a lot of cases no wiring closets and/or spare wires are available.

In summary, in a lot of cases rewiring will be necessary, in which case the STAR topology may not be the most economical one.

Recently the StarLAN 802.3 1BASE5 task force has been considering the extension of the StarLAN base topology. This extension called MULTI POINT EXTENSION (MPE) is going to be developed to address the previously described marketing requirements.

Currently no agreement has been reached by the StarLAN task force on the MPE exact topology and implementation. Multiple approaches have been presented, but no consensus met. It was decided though that the MPE is going to be an addendum to the STAR topology, and that its final specification will happen after the approval of the current 1BASE5 STAR topology (July 1986).







APPENDIX C SINGLE DMA CHANNEL INTERFACE

In a typical system, the 82588 needs 2 DMA channels to operate in a manner that no received frames are lost as discussed in section 5.1.3. If an existing system has only one DMA channel available, it is still possible to operate the 82588 in a way that no frames are lost. This method is recommended only in situations where a second DMA channel is impossible to get.

Figure 66 shows how the 82588 DMA logic is interfaced to one channel of a DMA controller. Two DRO lines are ORed and go to the DMA controller DRO line and the DACK line from the DMA controller is connected to DACK0 and DACK1 of the 82588. The 82588 is configured for multiple buffer reception (chaining), although the entire frame is received in a single buffer. Let us assume that channel CH-0 is used as the first channel for reception. After the ENAble RECeive command, CH-0 is dedicated to reception. As long as no frame is received, the other channel, CH-1, can be used for executing any commands like transmit, multicast address, dump, etc., by programming the DMA channel for the execution command. The status register should be checked for any ongoing reception, to avoid issuing an execution command when reception is active.




Figure 66. 82588 Using One DMA Channel

If a frame is received, an interrupt for additional buffer occurs immediately after an address match is estab-

lished, as shown in Figure 67. After this, the received bytes start filling up the on-chip FIFO. The 82588 activates the DRQ line after 15—FIFO LIMIT + 3 bytes are ready for transfer in the FIFO (about 80 microseconds after the interrupt). The CPU should react to the interrupt within 80 µs and disable the DMA controller. It should also issue an ASSIGN ALTERNATE BUFF-ER command with INTACK to abort any execution command that may be active. The FIFO fills up in about 160 µs after interrupt. To prevent an underrun, the CPU must reprogram the DMA controller for frame reception and re-enable the DMA controller within 160 us after the interrupt (time to receive about 21 bytes). No buffer switching actually takes place, although the 82588 generates request for alternate buffer every time it has no additional buffer. The CPU must respond to these interrupts with an ASSIGN ALTER-NATE BUFFER command with INTACK. To keep the CPU overhead to a minimum, the buffer size must be configured to the maximum value of 1 kbyte.

If a frame transmission starts deferring due to the reception occurring just prior to an issued transmit command, the transmission can start once the link is free after reception. A maximum of 19 bytes are transmitted (stored in the FIFO and internal registers) followed by a jam pattern and then an execution aborted interrupt occurs. The aborted frame can be transmitted again.

If the transmit command is issued and the 82588 starts transmitting just prior to receiving a frame then transmit wins over receive—but this will obviously lead to a collision.

Note that the interrupt for additional buffer is used to abort an ongoing execution command and to program the DMA channel for reception just when a frame is received. This scheme imposes real time interrupt handling requirements on the CPU and is recommended only when a second DMA channel is not available.




Figure 67. Timing at the Beginning of Frame Reception for Single DMA Channel Operation

espond to these interrupts with an ASSIGN ALTER-NATE BUFFER command with INTACK. To keep the CPU overhead to a minimum, the buffer size must be configured to the maximum value of 1 kbyte.

If a frame transmission starts deferring due to the reception occurring just prior to an issued transmit command, the transmission can start once the link is free mand, the transmission can start once the link is free after reception. A maximum of 19 bytes are transmitted stored in the FIFO and internal registers) followed by a jam pattern and then an execution aborted interrupt occurs. The aborted frame can be transmitted again.

Note that the interrupt for additional buffer is used to abort an engoing execution command and to program the DMA channel for reception just when a frame is received. This scheme imposes real time interrupt hardling requirements on the CPU and is recommended.

Figure 66, 82528 Using One DMA Channel

if a frame is received, an interrupt for additional buller occurs immediately after an address match is catab-



MEASURING NETWORK DELAYS WITH THE 82588

Knowing networks round-trip delays in local area networks is an important capability. The round-trip delay very much defines the slot time parameter which by itself has a direct relationship to network efficiency and throughput. Very often the slot-time parameter is not flexible, due to standards requirements. Whenever it is flexible, optimization of this number may lead to significant improvement in network performance.

Another possible usage of the network delay knowledge is in balancing the inter-frame -spacing (IFS) on broadband networks. On those networks, stations nearer to the HEAD-END hear themselves faster than farther ones. Effectively having a shorter IFS than stations far from the HEAD-END. This difference causes an inbalance in network access time for different stations at different distances from the HEAD-END. Knowing the STATION/HEAD-END delay allows the user to reprogram the 82588 IFS accordingly, and by that balance the effective IFS for all the stations.

The 82588 has an internal mechanism that allows the user to measure this delay in BIT-TIME units. The method is based on the fact that the 82588 when configured for internal collision detection, requires that the carrier sense be active within half a slot-time after transmission has started. If this requirement is not fulfilled the 82588 notifies that a collision has occurred. Thus it is possible to configure the 82588 to different slot time values, then transmit a long frame (of at least half a slot-time). If the transmission succeeds, the network round-trip delay is less than half the programmed slot-time. If a collision is reported, the delay is longer. The value of the round-trip delay can be found by repeating this experiment process while scanning the slottime configuration parameter value and searching the threshold. A binary search algorithm is used for that purpose. First the slot-time is configured for the maximum (2048 bits) and according if there was a collision or not, the number changed for the next try. (See Figure 68)






Figure 68. Network Delay Measurement using the 82588




MAP COMMUNICATIONS CONTROLLER COMPONENT SET

OVERVIEW

Essential building blocks for implementing IEEE 802.4 Token Bus/Manufacturing Automation Protocol (MAP) 10-Mb/s broadband communication nodes. A full implementation of the 802.4 Media Access Control (MAC) and IEEE 802.2 Class I Logical Link Control (LLC) functions is supplied, plus ample processing power for higher level protocols. A completely assembled and tested circuit board provides the broadband modem function. An adapter interfacing any computer bus can be quickly implemented with the design aids provided. The full configuration component set is as follows:

- Token Bus Handler. Consists of Two CMOS VLSI Components Implementing Time-Critical MAC Functions
- 10-Mb/s Modem Circuit Board. Available in General Purpose, IBM PC, or VME Format
- Firmware Implementing 802.2 LLC and Non-Time-Critical 802.4 MAC Functions. Firmware is Supplied in Two Intel 27128 EPROMs
- 8-MHz 80186 Microprocessor

The iMcc kit is available in many configurations such as without a broadband modem. iMCC features a high performance dual bus architecture for concurrent data flow and protocol execution; a well defined high level software interface; and a hardware interface which enables interfacing the basic controller to any computer bus. Implementation of the LLC and a subset of MAC in firmware allows easy migration as protocols evolve.



Portions of material reprinted by permission of Industrial Networking Inc.




Figure 1. Intel/INI System Environment

HARDWARE ARCHITECTURE

The MCC hardware architecture is based on a dual bus scheme: Control and Storage busses. The main function of the Control bus is to be a local bus for the 80186 microprocessor. The Control bus incorporates the EPROMs with the MAC/LLC firmware and any additional user written code. Through the Control bus the local processor can access the TBH as a slave peripheral. The Storage bus is the interface to the local dynamic RAM. This bus is the output of an arbitration logic that allows multiple ports (local 80186, TBH, System bus) to access the shared DRAM space. The two major merits of this architecture are its performance and modularity.

Performance — is achieved due to the dual bus scheme. The MAC/LLC firmware executes out of the Control bus, which can run concurrently with data transfers from the TBH to the shared DRAM memory space. This architecture is only possible due to the dual-port nature of the TBH controller.

Modularity — As can be seen in Figure 2, the system bus interfacing is done through a shared DRAM

window. (System bus slave interface module.) By simply modifying this *slave interface* module, users can adapt the MCC to multiple distinct system busses (backplanes). Also shown is an optional *system bus master* interface. The purpose of this interface is to accommodate added flexibility in multiprocessing busses. This addition allows the local 80186 microprocessor to access the system bus as a master device (this addition is implemented in the Intel iSXM554 board product).

FUNCTIONAL DESCRIPTION

The iMCC implements an intelligent Token Bus/MAP Local Area Network controller. The MCC provides all the components and firmware necessary to build a Token Bus adapter, from the physical to the logical link layers.

The MCC components are:

 8-MHz 80186: The main intelligence element of the Token Bus controller. It performs 802.4 MAC non-time-critical functions, 802.2 Class I LLC, and any user desired code.



- Two 27128 EPROMs: Carriers of the MCC firmware. They incorporate the non-time-critical functions of the MAC and the 802.2 LLC. About 16 kbytes of the total 32 kb are used for MAC/LLC.
- Token Bus Handler (TBH): Implements the timecritical functions of the 802.4 MAC. It incorporates two CMOS integrated circuits which behave as one logical entity. The TBH components have 120 and 144 pins, and use ceramic pin-grid-array packages.
- 10-Mbps Broadband Modem: Fully compatible with IEEE 802.4 specifications, the modem implements the duobinary AM/PSK encoding scheme, and uses two 6-MHz RF channel pairs for each data direction (Transmit/Receive). Three modem form factors are available, general purpose, PC Bus, and VME Bus. Modems are powered through their interface cable which is a 34-pin flat ribbon. The general purpose modem can be piggybacked on a Token Bus controller board of the MULTIBUS I form factor.

SYSTEM ENVIRONMENT

MCC is part of a broader Token-Bus/MAP networking system developed jointly by Intel and Industrial Networking Incorporated (INI). It includes building blocks to ensure complete MAP interconnectability and interoperability at all seven OSI Reference Model layers. Component sets, boards, and software are available from Intel and INI—offering the user a complete solution.

Specifically, MCC is the component set that will allow users flexibility in designing their own bus structures and form factors. In addition, the user benefits from the availability of a variety of Intel/INI systems products.

FUNCTIONAL PARTITIONING

The MCC implements a high functionality, high performance MAP/Token Bus controller. An important goal of the MCC architecture is flexibility and upgradeability. The MCC functionality is carefully partitioned between silicon and firmware to achieve the flexibility goals, without sacrificing performance. The time-critical function of the 802.4 protocols are implemented in the TBH silicon for maximum performance. The non-time-critical functions are implemented in firmware which is EPROM based. This approach enables the MCC to track possible 802.4 changes and/or evolutions in an expeditious manner.

As seen in Figure 3, the MCC firmware uses about 16 kbytes of EPROM, and consumes about 10% of the 80186 bandwidth.

THE VIRTUAL TOKEN BUS CONTROLLER (VTBC)

The VTBC is the communications kernel of the MAP/Token Bus controller. The VTBC executes the 802.4 MAC and is composed of the 80186 microprocessor and the TBH. As implied by the name the VTBC is designed to look like a virtual component to




Figure 2. iMCC Hardware Architecture






Figure 3. Functional Partitioning

the hardware and software designer. The VTBC provides designers the performance and flexibility necessary to track evolving standards. As described earlier, the time-critical functions are implemented in the TBH; whereas, non-time-critical ones are implemented in firmware for flexibility.

VTBC Functions Provided in Hardware (TBH)

- Framing
- DMA to/from Memory

- Rx Frames Address/Control Filtering
- Automatic Token Passing
- Rotation/Slot Time/Inter Solicit Timers Handling
- Previous/Next Station Address Handling
- Parity Checking for Control/Storage busses

VTBC Function Implemented in Section Firmware

- MAC State Machine
- Ring Buildup and Maintenance
- All Additional Functions Necessary to Implement Fully the 802.4 MAC Sublayer

FIRMWARE ORGANIZATION

The Data Link firmware executes on the local MCC 80186. It consists of two parts, the MAC Firmware and the LLC Firmware. The MAC Firmware handles all interrupts from the TBH. It provides all functions necessary to implement the IEEE 802.4 Token Passing bus access method. To do this, it must respond to events on the network, select, and execute station responses. The data link provides services to the client's software including the 802.2 Class I sublayer.




Figure 4. Token Bus Handler






Figure 5. MAC/LLC Partitioning

The MAC firmware is executed only in response to interrupts from the TBH hardware. INTO is used for this purpose, and it has the highest priority. The MAC firmware complements the TBH in implementing the Access Control Machine (ACM) as specified by 802.4. Together, these elements implement the VTBC which is the MCC 802.4 kernel.

As previously stated, the VTBC acts as a VLSI device, and posts CPU interrupts whenever events need to be reported. This VTBC interrupt is generated in the MAC firmware by an unused interrupt from one of the 80186 internal DMAs (DMA0). Therefore, the VTBC interrupt is *distinct* from the TBH interrupt

(INT0) which is generated by the TBH hardware, and effectively internal to the VTBC.

10-MBPS BROADBAND MODEM

The MAP Communications Controller incorporates a 10-Mbps broadband modem to interface with the media.

The broadband modem is implemented on a printed circuit board, and is available in three form factors:

- 1. IBM PC Bus Form Factor (TBM-12)
- 2. General Purpose Form Factor (TBM-15)
- 3. VME Bus Form Factor (TBM-14)

The modern is designed to operate in association with a Token Bus controller board, and interfaces with that board through a 34-line, flat ribbon cable.

The modem implements the 802.4 duobinary AM/PSK encoding scheme, and uses two 6 MHz RF channels for communication, one pair (12 MHz) in each direction (frequencies used: 6'/FM1'/T/U).

The MCC modem requires a headend remodulator on the network. Transmitted data reaches this device as an amplitude modulated RF signal. The headend remodulates this signal at a different carrier frequency, and sends it to all receivers.

The MCC modem interface is functionally compatible with the MAC-Physical interface specification, originally proposed to the IEEE 802.4 by Motorola (October 1985).






Figure 6. Token Bus Network Example




Figure 7. Modem Interface Flat Ribbon Connector







Figure 8. Modem Form Factors
Two Programmed 27128 EPROMs with Firmware
Documentation

REFERENCE DOCUMENTATION

- iMCC: Firmware Reference Manual
- iMCC: TBM-12, TBM-15 Modem, Data Sheet
- iMCC: AP-301 Token Bus System Design
- iMCC: Token Bus Handler (TBH) Data Sheet



ORDERI	NG INFORMATION	
Part No. MCC1	Description MAP MULTIBUS I Kit	Contents Token Bus CMOS Controllers 8 MHz 80186
		Two Programmed 27128 EPROMs with Firmware TBM-15 MULTIBUS I Broadband Modem Documentation
MCC11	MAP MULTIBUS I Kit (For Bulk Orders, Excludes Documentation)	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware TBM-15 MULTIBUS I Broadband Modem
MCC2	MAP IBM PC Bus Kit	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware TBM-12 PC Bus Broadband Modem Documentation
MCC12	MAP IBM PC BUS Kit (For Bulk Orders, Excludes Documentation)	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware TBM-12 PC Bus Broadband Modem
мссз	MAP VME Bus Kit	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware TBM-14 VME Bus I Broadband Modem Documentation
MCC13	MAP VME Bus Kit (For Bulk Orders, Excludes Documentation)	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware TBM-14 VME Bus Broadband Modem
MCC C1	MAP Component Kit	Token Bus CMOS Controllers 8 MHz 80186 Two Programmed 27128 EPROMs with Firmware Documentation
MCC M1	MULTIBUS I Modem	TBM-15, MULTIBUS I Form Factor Modem
MCC M2	IBM PC Bus Modem	TBM-12, IBM PC Bus Form Factor Modem
MCC M3	VME Bus Modem	TBM-14, VME Bus Form Factor Modem

Wide Area Networks

8251A PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous
 Operation
- Synchronous 5–8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling
- Synchronous Baud Rate—DC to 64K

- Asynchronous Baud Rate—DC to 19.2K Baud
- Full-Duplex, Double-Buffered Transmitter and Receiver
- Error Detection—Parity, Overrun and Framing
- Compatible with an Extended Range of Intel Microprocessors
- 28-Pin DIP Package
- All Inputs and Outputs are TTL

 Compatible
- Available in EXPRESS and Military Versions

The Intel® 8251A is the industry standard Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's microprocessor families such as MCS-48, 80, 85, and iAPX-86, 88. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is fabricated using Intel's high performance HMOS technology.




Figure 1. Block Diagram



FEATURES AND ENHANCEMENTS

The 8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.

FUNCTIONAL DESCRIPTION

General upnordonya A bris audnordonya m

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed for a wide range of Intel microcomputers such as 8048, 8080, 8085, 8086 and 8088. Like other I/O devices in a microcomputer system, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support most serial data techniques in use, including IBM "bi-sync".

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The Command Status, Data-In and Data-Out registers are separate, 8-bit registers communicating with the system bus through the Data Bus Buffer.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 toy (clock must be running).

A command reset operation also puts the device into the "Idle" state.




Figure 3. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

C/D	RD	WR	CS	modern control such as Data T
0	0	1	0	8251A DATA → DATA BUS
0	1	0	0	DATA BUS → 8251A DATA
1	0	1	0	STATUS → DATA BUS
1	8400	0	0	DATA BUS → CONTROL
X	014 V	100	0	DATA BUS → 3-STATE
X	X	X	1	DATA BUS → 3-STATE

C/D (Control/Data)

This input, in conjunction with the $\overline{\text{WR}}$ and $\overline{\text{RD}}$ inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information.

1 = CONTROL/STATUS; 0 = DATA.



CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus is in the float state and \overline{RD} and \overline{WR} have no effect on the chip.

Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

DSR (Data Set Ready)

The $\overline{\text{DSR}}$ input signal is a general-purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The $\overline{\text{DSR}}$ input is normally used to test modem conditions such as Data Set Ready.

DTR (Data Terminal Ready)

The DTR output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for modem control such as Data Terminal Ready.

RTS (Request to Send)

The RTS output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for modem control such as Request to Send.

CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one". If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of \overline{TxC} . The transmitter will begin transmission upon being enabled if $\overline{CTS}=0$. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable or \overline{CTS} is off or the transmitter is empty.

Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by TxEnable; or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is *not* masked by TxEnable, but will only indicate the Empty/Full Status of the Tx Data Input Register.

TxE (Transmitter Empty)

When the 8251A has no characters to send, the TxEMPTY output will go "high". It resets upon receiving a character from CPU if the transmitter is enabled. TxEMPTY remains high when the transmitter is disabled. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplex operational mode.

In the Synchronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers". Tx EMPTY does not go low when the SYNC characters are being shifted out.






Figure 4. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the $\overline{\text{TxC}}$ frequency. In Asynchronous transmission mode, the baud rate is a fraction of the actual $\overline{\text{TxC}}$ frequency. A portion of the mode instruction selects this factor; it can be 1, $\frac{1}{16}$ or $\frac{1}{64}$ the $\overline{\text{TxC}}$.

For Example:

If Baud Rate equals 110 Baud,

TxC equals 110 Hz in the 1x mode.

TxC equals 1.72 kHz in the 16x mode,

TxC equals 7.04 kHz in the 64x mode.

The falling edge of TxC shifts the serial data out of the 8251A.

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxD pin, and is clocked in on the rising edge of $\overline{\text{RxC}}.$

Receiver Control

This functional block manages all receiver-related activities which consists of the following features.

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition". Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the normal center of the Start bit (RxD = low).

Parity error detection sets the corresponding status bit.

The Framing Error status bit is set if the Stop bit is absent at the end of the data byte (asynchronous mode).



RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or, for polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

RxEnable, when off, holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU

when the internal transfer is occurring, overrun error will be set and the old character will be lost.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of $\overline{\text{RxC}}$. In Asynchronous Mode, the Baud Rate is a fraction of the actual $\overline{\text{RxC}}$ frequency. A portion of the mode instruction selects this factor: 1, $\frac{1}{16}$ or $\frac{1}{64}$ the $\overline{\text{RxC}}$.

For Example:

Baud Rate equals 300 Baud, if

RXC equals 300 Hz in the 1x mode;

RXC equals 4800 Hz in the 16x mode;

RXC equals 19.2 kHz in the 64x mode.

Baud Rate equals 2400 Baud, if

RxC equals 2400 Hz in the 1x mode;

RxC equals 38.4 kHz in the 16 mode;

RxC equals 153.6 kHz in the 64 mode.




Figure 5. 8251A Block Diagram Showing Receiver Buffer and Control Functions



Data is sampled into the 8251A on the rising edge of

A must be loade: NOTE: See of control word

In most communication systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect/ BRKDET Break Detect)


This pin is used in Synchronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC

character in the Receive mode. If the 8251A is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RxC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, Internal SYNC Detect is disabled.

BREAK (Async Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.



another land beammod Figure 6. 8251A Interface to 8080 Standard System Bus


DETAILED OPERATION DESCRIPTION

General CVY2 responses of the Bottones and to Ad

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.



*The second sync character is skipped if mode instruction has programmed the 8251A to single character sync mode. Both sync characters are skipped if mode instruction has programmed the 8251A to async mode.

Figure 7. Typical Data Block

Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction

Mode Instruction

This instruction defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be written.

Command Instruction

This instruction defines a word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation (see Figure 7). The Mode Instruction must be written immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instruction or Sync characters.

Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components, one Asynchronous and the other Synchronous, sharing the same package. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.



Once transmission ha: aTON: d. the data stream at

When parity is enabled it is not considered as one of the data bits for the purpose of programming word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output, The serial data is shifted out on the falling edge of $\overline{\text{TxC}}$ at a rate equal to 1, $\frac{1}{16}$, or $\frac{1}{64}$ that of the $\overline{\text{TxC}}$, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of the RxC. If a low level is detected as the STOP bit the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag




Figure 8. Mode Instruction Format, Asynchronous Mode



is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of TxC. Data is shifted out at the same rate as the TxC.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A. Jegimener T) epolé cuonomonyea





Figure 9. Asynchronous Mode







Synchronous Mode (Receive) damed noil

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled on the rising edge of RxC. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected,

the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one RXC cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.




Figure 10. Mode Instruction Format, Synchronous Mode



Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one," thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYN-DET indication). When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.

Sync characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, of necessary, then all further "control writes" ($C/\overline{D}=1$) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

In this mode, character: TON onization can be inter-

Internal Reset on Power-up: 1108 ylametes to ylamete bluene brunning and 1108 ylametes to ylamete bluene brunning and the brunning and the bluene brunning and the brunning and the bluene brunning and the brunni

When power is first applied, the 8251A may come up in the Mode, Sync character or Command format. To guarantee that the device is in the Command Instruction format before the Reset command is issued, it is safest to execute the worst-case initialization sequence (sync mode with two sync characters). Loading three 00Hs consecutively into the device with ${\rm C/D}=1$ configures sync operation and writes two dummy 00H sync characters. An Internal Reset command (40H) may then be issued to return the device to the "idle" state.

COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the




Figure 11. Data Format, Synchronous Mode






Figure 12. Command Instruction Format 13 1984 80 - 100 100 YORK


STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (Status update is inhibited during status read.)

A normal "read" command is issued by the CPU with $C/\overline{D}=1$ to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely polled or interrupt-driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.



1910 on vo heusel as becomes to Figure 13. Status Read Format





APPLICATIONS OF THE 8251A




Figure 14. Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud




Figure 15. Synchronous Interface to Terminal or Peripheral Device

ivery time is for Mode initialization only. Write Data is allowed only when TXRDY = 1. Recovery Time between



APPLICATIONS OF THE 8251A (Continued)




Figure 16. Asynchronous Interface to Telephone Lines




Figure 17. Synchronous Interface to Telephone Lines

NOTES

- 1. AC timings measured V_{OH} = 2.0 V_{OL} = 0.8, and with load circuit of Figure 18.
- 2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.
- 3. Assumes that Address is valid before R_D ↓.
- 4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY = 1. Recovery Time between Writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 16 t_{CY} .
- 5. The TxC and RxC frequencies have the following limitations with respect to CLK: For 1x Baud Rate, f_{Tx} or f_{Rx} ≤
- 1/(30 t_{CY}): For 16x and 64x Baud Rate, f_{Tx} or f_{Rx} ≤ 1/(4.5 t_{CY}). This applies to Baud Rates less than or equal to 64K Baud.
- 6. Reset Pulse Width = 6 t_{CY} minimum; System clock must be running during Reset.
- 7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.
- 8. In external sync mode the tes spec. requires the ratio of the system clock (clock) to receive or transmit bit ratios to be greater than 34.
- 9. A float is defined as the point where the data bus falls below a logic 1 (2.0V @ I_{OH} limit) or rises above a Logic 0 (0.8V @ I_{OL} limit).



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bia	s0°C to 70°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin	
with Respect to Ground	0.00000000000000000000000000000000000
Power Dissipation	1W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS TA = 0°C to 70°C, VCC = 5.0V ±10%, GND = 0V*

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	V	altinoape T
VIH	Input High Voltage	2.0	Vcc	VetaR	bus8xt
VoL	Output Low Voltage		0.45	VISH	I _{OL} = 2.2 mA
VoH	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$
lofL	Output Float Leakage		±10	μΑ	$V_{OUT} = V_{CC}$ to 0.45V
I _{IL}	Input Leakage		±10	μА	$V_{IN} = V_{CC}$ to 0.45V
Icc	Power Supply Current		100	ma	All Outputs = High

CAPACITANCE TA = 25°C, VCC = GND = 0V

Symbol	Parameter	Min	Max	Unit	Test Conditions
CIN	Input Capacitance	20	10	pF	fc = 1 MHz
C _{1/O}	I/O Capacitance	og	20	pF s	Unmeasured pins returned to GND

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0V \pm 10^{\circ}$, $C_{CC} = 5.0V \pm 10$

Bus Parameters (Note 1)

READ CYCLE

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AR}	Address Stable Before READ (CS, C/D)	0	Laborit uni	ns	(Note 2)
t _{RA}	Address Hold Time for READ (CS, C/D)	0		ns	(Note 2)
t _{RR}	READ Pulse Width	250	A HODD II	ns	MAGIO YUHAN
t _{RD}	Data Delay from READ	SELL HIGH	200	ns	3, C _L = 150 pF
t _{DF}	READ to Data Floating	10	100	ns	(Note 1, 9)

WRITE CYCLE

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AW}	Address Stable Before WRITE	0	(ETA.AT	ns	TISW
twa	Address Hold Time for WRITE	0	Toll-02	ns	stree Capte
tww	WRITE Pulse Width	250		ns	
t _{DW}	Data Set-Up Time for WRITE	150	OSS MM SEC	ns	STOR
twD	Data Hold Time for WRITE	20		ns	
t _{RV}	Recovery Time Between WRITES	6		tcy	(Note 4)



A.C. CHARACTERISTICS (Continued)

OTHER TIMINGS


Symbol	coloni econi evo Parametero rento	Min	Max	Unit	Test Conditions	
tcy	Clock Period	320	1350	ns	(Note 5, 6)	
t _φ .villedslies o	Clock High Pulse Width	120	t _{CY} -90	ns	ower Dissipation	
$\overline{t_{\phi}}$	Clock Low Pulse Width	90		ns		
t _R , t _F	Clock Rise and Fall Time	0°C to 3	20	ns	D.C. CHARAC	
t _{DTx}	TxD Delay from Falling Edge of TxC		rameter	μs	Symbol	
f _{Tx} Am S	Transmitter Input Clock Frequency 1x Baud Rate 16x Baud Rate 64x Baud Rate	DC DC DC	64 310 615	kHz kHz kHz	VOT VIE	
Voc to 0.45V	Transmitter Input Clock Pulse Width 1x Baud Rate 16x and 64x Baud Rate	12 1	Toat Leakeg akage	t _{CY}	10FL 10FL	
t _{TPD}	Transmitter Input Clock Pulse Delay 1x Baud Rate 16x and 64x Baud Rate	15	25°C, Vec	t _C Y t _C Y	CAPACITANCI	
f _{Rx} anolition	Receiver Input Clock Frequency 1x Baud Rate 16x Baud Rate 64x Baud Rate	DC DC DC	64 310 615	kHz kHz kHz	Symbol Clin Clio	
t _{RPW}	Receiver Input Clock Pulse Width 1x Baud Rate 16x and 64x Baud Rate	12	TICS TA	t _{CY}	A.C. CHARACT	
t _{RPD}	Receiver Input Clock Pulse Delay 1x Baud Rate 16x and 64x Baud Rate	15 3	(1 8	tcy	Sus Parameter	
t _{TxRDY}	TxRDY Pin Delay from Center of Last Bit		14	tcy	(Note 7)	
tTxRDY CLEAR	TxRDY ↓ from Leading Edge of WR	30	400	ns	(Note 7)	
t _{RxRDY}	RxRDY Pin Delay from Center of Last Bit	UARRA DE LA COMPANSION	26	tcy	(Note 7)	
tRXRDY CLEAR	RxRDY ↓ from Leading Edge of RD	G) GABY	400	ns	(Note 7)	
tisaq oar = js	Internal SYNDET Delay from Rising Edge of RxC		OA3 26 1011	tcy	(Note 7)	
t _{ES}	External SYNDET Set-Up Time After Rising Edge of RxC	16 t _{CY}	t _{RPD-tCY}	ns	(Note 7)	
t _{TxEMPTY}	TxEMPTY Delay from Center of Last Bit		20	tcy	(Note 7)	
twc	Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)	HTIAW 8	note 8 Baron	tcy	(Note 7)	
		Contract of the last			(Note 7)	

*NOTE: For Extended Temperature EXPRESS, use MIL 8251A electrical parameters.


intel

A.C. CHARACTERISTICS (Continued)

TYPICAL A OUTPUT DELAY VS. A CAPACITANCE (pF)



A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT






Figure 18

WAVEFORMS

SYSTEM CLOCK INPUT









WAVEFORMS (Continued)

WRITE DATA CYCLE (CPU -> USART) ACU -- USO) 3JOYO TROS TUSTUO RO JORTHOO STIRW




READ DATA CYCLE (CPU ← USART)






WAVEFORMS (Continued)

WRITE CONTROL OR OUTPUT PORT CYCLE (CPU -> USART) AZU -- USQ) 3.10 YO ATAC STIRW




READ CONTROL OR INPUT PORT (CPU ← USART)



Two includes the response timing of a control byte.
 TCR includes the effect of CTS on the TxENBL circuitry.


WAVEFORMS (Continued)






RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)

2-23










8251A



- Internal Sync, 2 Sync Characters, 5 Bits With Parity.
 External Sync, 5 Bits, With Parity.




82050 ASYNCHRONOUS COMMUNICATIONS CONTROLLER

- Asynchronous Operation
 - 5-to-8-Bit Character Format
 - Odd, Even or No Parity Generation and Detection
 - Baud Rate DC to 56K
- Programmable, 16-Bit Baud Rate Generator
- **■** System Clock
 - On-chip Crystal Oscillator
 - Externally Generated Clock
- **28-Lead DIP and PLCC Packages**
- IBM PC (INS 16450/8250A) Software Compatible

- Seven I/O Pins
 - Dedicated Modem I/O
 - General Purpose I/O
- NO TTL Interface to Most Intel Processors
- Internal Diagnostics with Local Loopback
- Complete Interrupt and Status Reporting
- CHMOS III Technology Provides Increased Reliability and Reduced Power Consumption
- Line Break Generation and Detection

The Intel CHMOS 82050 Asynchronous Communications Controller is a low cost, higher performance alternative to the INS 16450—it emulates the INS 16450 and provides 100% compatibility with IBM PC software. Its 28-lead package provides all the functionality necessary for an IBM PC environment while substantially decreasing board space. The 82050's simpler system interface reduces TTL glue—especially for higher frequency PC bus designs. The 82050 is specifically designed to provide a low cost, high-performance integrated modem solution when combined with Intel's 89024 modem chip set. The compact 28-pin 82050 is fabricated using CHMOS III technology for decreased power consumption and increased reliability.






Figure 2. PLCC Pinout

82050 PINOUT DEFINITION

Symbol	Pin No.	Туре	03T03T3G R3RRAD Name and Description				
RESET	17	11	RESET: A high on this input pin resets the 82050.				
CS	18	1	CHIP SELECT: A low on this input pin enables the 82050 and allows read or write operations.				
A2-A0	24-22	Allo	ADDRESS PINS: These inputs interface with three address bus to select one of the internal registers				
D7-D0	1-4 25-28	1/0	DATA BUS: Bi-directional, three state, 8-Bit Data I allow transfer of bytes between the CPU and the 8		se pins		
RD	20		READ: A low on this input pin allows the CPU to rebytes from the 82050.	ad data c	or status		
WR SEAR	= x19 pe	Coylisi F	WRITE: A low on this input allows the CPU to write data or control bytes to the 82050.				
INT TAI	nait 5.0 ia	e d. O ry s	INTERRUPT: A high on this output pin signals an interrupt request to the CPU. The CPU may determine the particular source and cause of the interrupt by reading the 82050 status registers.				
CLK/X1	the enip then the 050 will be a strap.		MULTIFUNCTION: This input pin serves as a source for the internal system clock. The clock may be asynchronous to the serial clocks and to the processor clock. This pin may be used in one of two modes: CLK-in this mode an externally generated clock should be used to drive this input pin; X1-in this mode the clock is generated by a crystal to be connected between this pin (X1) and the X2 pin. (See system clock generation.)				
OUT2/X2	re te8n system system sundivided) se options se options sezoso system sy	Oneuro frections for the to act on the IC source	to one of the following functions: OUT2—a general purpose output p				



82050 PINOUT DEFINITION (Continued)

Symbol	Pin No.	Туре	2 AQ	Name and Description			
TXD	6	0 8		TRANSMIT DATA: Serial data is transmitted via this output pin starting at the least significant bit.			
RXD	13	1 8	RECEIVE DA least significa	TA: Serial data is received on this input pin starting at the nt bit.			
RI	10	s lecose		RING INDICATION: RI - Ring indicator—input, active low. This is a general purpose input accessible by the CPU.			
DTR	15	0 01	DTR—DATA TERMINAL READY: Output, active low. This is a general purpose output pin controlled by the CPU. During hardware reset, this pin is an input used to determine the system clock mode. (See System Clock Generation.)				
DSR	F G at	1/0	DSR—DATA SET READY: Input, active low. This is a general purpose input pin accessible by the CPU.				
RTS	16	O Ure 3, DIP	RTS—REQUEST TO SEND: Output, active low. This is a general purpose output pin controlled by the CPU. During hardware reset, this pin is an input used to determine the system clock mode. (See system clock generation)				
CTS	14	1	CLEAR TO SEND: Input active low. This is a general purpose input pin accessible by the CPU.				
DCD	12	1/0	DCD—DATA CARRIER DETECTED: Input, active low. This is a general purpose input pin accessible by the CPU.				
VCC	21	.020p3 ed	VCC: Device power supply.				
VSS	\$ 07056	ent apidens	VSS: Ground.	VSS: Ground.			

SYSTEM INTERFACE

The 82050 has a simple demultiplexed bus interface which consists of a bidirectional, three-state, 8-bit data bus and a 3-bit address bus. The Reset, Chip Select, Read, and Write pins, along with the Interrupt pin, provide the remaining signals necessary to interface to the CPU. The 82050's system clock can be generated externally and provided through the CLK pin; or its on-chip crystal oscillator can be used by attaching a crystal to the X1 and X2 pins. For compatibility with IBM PC software, a system clock of 18.432 MHz (with divide by two enabled) is recommended. The 82050, along with a transceiver, address decoder, and a crystal, complete the interface to the IBM PC Bus.

SYSTEM CLOCK OPTIONS

The 82050 has two modes of system clock operation. It can accept an externally generated clock, or use a crystal to internally generate its system clock by using the on-chip oscillator.

The 82050 has an on-chip oscillator which can be used to generate its system clock. The oscillator will take the input from a crystal attached to the X1 and

CRYSTAL OSCILLATOR




Figure 4. Crystal Oscillator

X2 pins. The oscillator frequency is divided by two before being inputted into the chip circuitry. If an 18.432 MHz crystal is used, then the actual system clock frequency of the 82050 will be 9.216 MHz. This mode is configured via a strapping option on the RTS pin.

It is very important to distinguish between the clock frequency being supplied into the 82050 and the system clock frequency. The term system clock refers to the clock frequency being supplied to the 82050 circuitry (divided or undivided). The following examples delineate the three options for clock usage and their effect on the 82050 system clock as well as on the BRG source frequency:



- 1. Crystal Oscillator: (Maximum 18.432 MHz)
 - System Clock Frequency = Crystal Frequency/2
 - BRG Source Clock Frequency = Crystal Frequency/10
- External Clock (Divide by Two Enabled): (Maximum 18.432 MHz)
 - System Clock Frequency = External Clock Frequency/2
 - BRG Source Clock Frequency = External Clock Frequency/10
- External Clock (Divide by Two Disabled): (Maximum 9.216 MHz)
 - System Clock Freq. = External Clock Frequency
 - BRG Source Clock Freq. = External Clock Frequency/5




Figure 5. Strapping

During the power up or reset the RTS pin is an input; it is weakly pulled high internally and sampled by the falling edge of reset. If it is driven low externally, then the 82050 is configured for a crystal oscillator; otherwise an externally generated clock is expected.

EXTERNALLY GENERATED SYSTEM CLOCK




Figure 7. External Clock

This is the default mode of system clock operation. The system clock is divided by two; however, the user may disable the divide by two by a hardware strapping option on the $\overline{\text{DTR}}$ pin. The strapping option is similar to the one used on the $\overline{\text{RTS}}$ pin.

NOTE:

The use of the Divide by Two strapping option in the crsytal oscillator mode is forbidden.

BAUD RATE GENERATION

The 82050 has a programmable 16-bit Baud Rate Generator (BRG). The 16X baud rate is generated by dividing the source clock with the divisor count from the BRG divisor registers (BAL, BAH). The BRG source clock is the 82050 system clock divided by five. If using an actual 82050 system clock of 9.216 MHz, then the BRG source clock will be 9.216 MHz/5 = 1.8432 MHz, which is compatible with the BRG source clock fed into the IBM PC serial port BRG. This allows the 82050, while using a faster system clock, to maintain full compatibility with software divisor calculations based on the 1.8432 MHz clock used in the IBM PC.

RESET

The 82050 can be reset by asserting the RESET pin. The RESET pin must be held high for at least 8 system clock cycles. If using crystal oscillator, a reset pulse at least 1 ms should be used to ensure oscillator start up. Upon reset, all 82050 registers (except TXD and RXD) are returned to their default states. During reset, the 82050's system clock mode of operation is also selected by strapping options on the RTS and DTR pins (see system clock generation).

INTERRUPTS

The INT pin will go high, or active, whenever one of the following conditions occurs provided it is enabled in the interrupt enable register (IER):

- a. Receive Machine Error or Break Condition
- b. Receive Data Available
- c. Transmit Data Register Empty
- d. Change in the State of the Modem Input Pins

The INT pin will be reset (low) when the interrupt source is serviced. The Interrupt Identification Register (IIR) along with the Line Status Register (LSR) and the Modem Status Register (MSR) can be used to identify the source requesting service. The IIR register identifies one of the four conditions listed above. The particular event or status, which triggers the interrupt mechanism, can be identified by reading either the Line Status Register or the Modem Status register. If multiple interrupt sources become active at any one time, then highest priority interrupt source is reflected in the IIR register when the interrupt pin becomes active. Once the highest priority interrupt is serviced, then the next highest priority




Figure 8. Interrupt Structure

interrupt source is decoded into the IIR register; the whole procedure is repeated until there are no more pending interrupt sources.

TRANSMIT

The 82050 transmission mechanism involves the TX Machine and the TXD Register. The TX Machine reads characters from the TXD Register, serializes the bits, and transmits them over the TXD pin according to signals provided for transmission by the Baud Rate Generator. It also generates parity, and break transmissions upon CPU request.

RECEIVE

The 82050 reception mechanism involves the RX Machine and the RXD Register. The RX Machine assembles the incoming characters, and loads them onto the RXD Register. The RX Machine synchronizes the data, passes it through a digital filter to filter out spikes, and then uses three samples to generate the bit polarity.

The falling edge of the start bit triggers the RX Machine, which then starts sampling the RXD input (3 samples). If the samples do not indicate a start bit, then a false start bit is determined and the RX Machine returns to the start bit search mode. Once a start bit is detected, the RX Machine starts sampling for data bits.

If the RXD input is low for the entire character time, including stop bits, then the RX Machine sets Break Detect and Framing Error bits in the Line Status Register (LSR). It loads a NULL character into the RXD register. The RX Machine then enters the idle state. When it detects a MARK it resumes normal operation.

SOFTWARE INTERFACE

Like other I/O based peripherals, the 82050 is programmed through its registers to support a variety of functions. The 82050 register set is identical to the 16450 register set to provide compatibility with software written for the IBM PC. The 82050 register set occupies eight addresses and includes control, status, and data registers. The three address lines and the Divisor Latch Access Bit are used to select the 82050 registers.



REGISTER DESCRIPTION


					Register	Map = 55			9	8 9
Register	7	6	5	4	A 434 A	2	王 1 8	4 4 0 4	Address	Default
TxD	Tx Data Bit 7	Tx Data Bit 6	Tx Data Bit 5	Tx Data Bit 4	Tx Data Bit 3	Tx Data Bit 2	Tx Data Bit 1	Tx Data Bit 0	0 88 81	TEOMIN
RxD	Rx Data Bit 7	Rx Data Bit 6	Rx Data Bit 5	Rx Data Bit 4	Rx Data Bit 3	Rx Data Bit 2	Rx Data Bit 1	Rx Data Bit 0	0 84	SEE SIC
BAL				BRGA LSB	Divide Count (D	DLAB = 1)	5 8		0 9	02H
BAH				BRGA MSB	Divide Count (E	DLAB = 1)	王	- a	1 8	00H
IER	0	0	0	BWH	Modem Interrupt Enable	Rx Machine Interrupt	Tx Data Interrupt Enable	Rx Data Interrupt Enable	1 Avryloo e	00H
IIR	0	0	0	0	808 8	Active Interrupt Bit 1	Active Interrupt Bit 0	Interrupt Pending	2 19181990	01H
LCR	DLAB Divisor Latch Access Bit	Set Break	Parity Mode Bit 2	Parity Mode Bit 1	Parity Mode Bit 0	Stop Bit Length Bit 0	Character Length Bit 1	Character Length Bit 0	3 sted in	OOH dimens
MCR	0	0	0	Loopback Control Bit	OUT2 Complement	belling O bea	RTS Complement	DTR Complement	4 1000	00H
LSR	0	TxM Status	TxD Empty	Break Detected	Framing Error	Parity Error	Overrun Error	Rx Data Available	5 em	60H
MSR	DCD Input Inverted	RI Input Inverted	DSR Input Inverted	CTS Input Inverted	State Change in DCD	State (H → L) Change in RI	State Change in DSR	State Change in CTS	riansiT e is lateige 6 d noi	00H
SCR				Scr	atch-Pad Regist	ter ggggg	3 17 1	C C	7	00H

Figure 9. Register Description Table




TRANSMIT DATA REGISTER (TXD)

This register holds the next data byte to be transmitted. When the transmit shift register becomes empty, the contents of the Transmit Data Register are loaded into the shift register and the Transmit Data Register Empty condition becomes true.




RECEIVE DATA REGISTER (RXD)

This register holds the last character received by the RX Machine. The character is right justified and the leading bits are zeroed. Reading the register empties the register and resets the Received Character Available condition.




BRG DIVISOR LOW BYTE (BAL)

This register contains the least significant byte of the Baud Rate Generator's 16-bit divisor. This register is accessible only when the DLAB bit is set in the LCR register.




BRG DIVISOR HIGH BYTE (BAH)

This register contains the most significant byte of the Baud Rate Generator's 16-bit divisor. This register is accessible ony when the DLAB bit is set in the LCR register.



INTERRUPT ENABLE REGISTER (IER)

This register enables four types of interrupts which independently activate the INT pin. Each of the four interrupt types can be disabled by resetting the appropriate bit of the IER register. Similarly by setting the appropriate bits, selected interrupts can be enabled. If all interrupts are disabled, then the interrupt requests are inhibited from the IIR register and the INT pin. All other functions, including Status Register and the Line Status Register bits continue to operate normally.



MIE-MODEM Interrupt Enable


RXIE-RX Machine Interrupt Enable

TXDE—TX Data Register Empty

RXDA-RX Data Available

INTERRUPT IDENTIFICATION REGISTER (IIR)

This register holds the highest priority enabled and active interrupt request. The source of the interrupt request can be identified by reading bits 2-1.




- B1, B0—Interrupt Bits, 2-1. These two bits reflect the highest priority, enabled and pending interrupt request.
- 11: RX Error Condition (Highest Priority)
- 10: RX Character Available
- 01: TXD Register Empty
- 00: Modem Interrupt (Lowest Priority)

IPN—Interrupt Pending—This bit is active low, and indicates that there is an interrupt pending. The interrupt logic asserts the INT pin as soon as this bit goes active (NOTE: the IIR register is continuously updated; so while the user is serving one interrupt source, a new interrupt with higher priority may enter IIR and replace the older interrupt vector).



LINE CONTROL REGISTER (LCR)

This is a read/write register which defines the basic configuration of the serial link.



DLAB—Divisor Latch Access Bit—This bit, when set, allows access to the Divisor Count Registers BAL and BAH.

SBK-Set Break-This will force the TXD pin low. The TXD pin will remain low until this bit is reset.

PM2—PM0—Parity Mode Bits—These three bits are used to select the various parity modes of the 82050.

РМО	PM2	PM1	Function
0	X	X	No Parity
1	0 4	0	Odd Parity
1	0	1	Even Parity
st. Pre so	superforms	actios inte	High Parity
1	1	1	Low Parity
1	X	X	Software Parity

SBL—Stop Bit Length—This bit defines the Stop Bit lengths for transmission. The RX Machine can identify 3/4 stop bit or more.

SBL	Character Length	Stop Bit Length
0	X 18	- Company
1 03	5-Bit	1 1/2
1	(6, 7, or 8-Bit)	2


CL0—CL1—Character Length—These bits define the character length used on the serial link.

CL1	CL0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits



LINE STATUS REGISTER (LSR) all land a dini 08088 and abug hid ein T-louis of Mondagood -- 0.

This register holds the status of the serial link. When read, all bits of the register are reset to zero.



RXDA—RX Data Available—This bit, indicates that the RXD register has data available for the CPU to read.

OE—Overrun Error—Indicates that a received character was lost because the RXD register was not empty.

PE Parity Error-Indicates that a received character had a parity error.

FE—Framing Error—Indicates that a received character had a framing error.


BkD—Break Detected—This bit indicates that a break condition was detected, i.e., RxD input was held low for two character times.

TXDE—TXD Empty—This indicates that the 82050 is ready to accept a new character for transmission. In addition, this bit causes an interrupt request to be generated if the TXD register Empty interrupt is enabled.

TXST—TX Machine Status—When set, this bit indicates that the TX Machine is Empty, i.e., both the TXD register and the TX Shift Register are empty.

MODEM CONTROL REGISTER (MCR)

This register controls the modem output pins. All the outputs invert the data, i.e., their output will be the complement of the data written into this register.





LC-Loopback Control-This bit puts the 82050 into a Local Loopback mode.

OUT2—OUT2 Output—This bit controls the OUT2 pin. The output signal is the complement of this bit.

NOTE:


This bit is only effective when the 82050 is being used with an externally generated clock.

RTS-RTS Output Bit-This bit controls the RTS pin. The output signal is the complement of this bit.

DTR-DTR Output Bit-This bit controls the DTR pin. The output signal is the complement of this bit.

MODEM STATUS REGISTER (MSR)

This register holds the status of the modem input pins (CTS, DCD, DSR, RI). It is the source of Modem interrupts (bits 3-0) when enabled in the IER register. If any of the above input pins change levels, then the appropriate bit in MSR is set. Reading MSR will clear the status bits.



DCDC—DCD Complement—Holds the complement of the DCD pin.

DRIC-RI Complement-Holds the complement of the RI pin.

DSRC—DSR Complement—Holds the complement of the DSR pin.

CTSC—CTS Complement—Holds the complement of the CTS pin.

DDCD-Delta DCD-Indicates that the DCD pin has changed state since this register was last read.

DRI—Delta RI—Indicates that the RI pin has changed state from high to low since this register was last read.

DDSR-Delta DSR-Indicates that the DSR pin has changed state since this register was last read.

DCTS-Delta CTS-Indicates that the CTS pin has changed state since this register was last read.

SCRATCHPAD REGISTER (SCR)

The 8-bit Read/Write register does not control the ACC. It is intended as a scratch pad register for use by the programmer.



SPECIFICATIONS AND METERS

D.C. SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature under Bias0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on any Pin (w.r.t. V_{SS} . $-0.5V$ to $V_{CC} + 0.5V$
Voltage on V _{CC} Pin (w.r.t. V _{SS})0.5V to +7V
Power Dissipation

D.C. CHARACTERISTICS ($T_A = 0^{\circ} TO 70^{\circ}C$, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Notes	Min	Max	Units
VIL SHAM	Input Low Voltage	(1)	0.5	0.8	eostratoVmate
VIH BVII	Input High Voltage	(1), (7)	2.0	V _{CC} + 0.5	pedificytion:
VoL	Output Low Voltage	(2), (9)	oscillator. Th	0.45	geney and by c
VoH	Output High Voltage	(3), (9)	2.4	for Internal	ven sVparately
I _{LI}	Input Leakage Current	(4)		±10	AM DOMA VIII
ILO	3-State Leakage Current	(5)	il ,owr yd no	leivio±10 s)	e spAm cloc
IOHR	Input High for DTR RTS	(10)	or fix baud ra	0.4	mA
IOLR	Input Low for DTR, pRTS	(10)	11		mA
LXTAL	X1, X2 Load			10	pF
lcc .	Power Supply Current	(6)		3.8 35	mA/MHz mA (max)
Cin	Input Capacitance	(8)	10	PICATION	pF
Cio	I/O Capacitance	(8)	10	pF	Symbol

NOTES:

- 1. Does not apply to CLK/X1 pin, when configured as crystal oscillator input (X1).
- 2. @ lol = 2 mA.

- 2. $\mbox{W}_{lol} = 2\mbox{ mA}.$ 3. $\mbox{W}_{loh} = -0.4\mbox{ mA}.$ 4. $0 < V_{in} < V_{CC}.$ 5. $0.45V < V_{out} < (V_{CC} 0.45).$ 6. $V_{CC} = 5.5V; V_{il} 0.5V (max); V_{ih} = V_{CC} 0.5V (min); I_{ol} = I_{oh} = 0; 9.2 \mbox{ MHz (max)}.$ 7. $V_{IH} = 2.4V \mbox{ on } RD \mbox{ and } RXD \mbox{ pins}.$
- 8. Freq = 1 MHz.
- 9. Does not apply OUT2/X2 pin, when configured as crystal oscillator output (X2).

 10. Input current for DTR, RTS pins during Reset for Clock Mode Configuration.



A.C. SPECIFICATIONS

Testing Conditions: A B to but a tutal agree I maidman

- All AC output parameters are under output load of 20 to 100 pF, unless otherwise specified.
- AC testing inputs are driven at 2.4 for logic '1', and 0.45V for logic '0'. Output timing measurements are made at 1.5V for both a logical '0' and '1'
- In the following tables, the units are ns, unless otherwise specified.

System Interface Specification—System Clock Specification:

The 82050 system clock is supplied via the CLK pin or generated by on-chip crystal oscillator. The clock is optionally divided by two. The CLK parameters are given separately for internal divide-by-two option ACTIVE and INACTIVE.

The system clock (after division by two, if active) must be at least 16X the Tx or Rx baud rate (the faster of the two).

SYSTEM CLOCK SPECIFICATIONS


Symbol	Parameter	Min	Max	Notes
DIVIDE BY	TWO OPTION-A	CTIV	E	0.0
Tcy/2	CLK Period	54	250	(2)
TCLCH	CLK Low Time	25		
TCHCL	CLK High Time	25		
TCH1CH2	CLK Rise Time		10	(1)
TCL2CL1	CLK Fall Time	1000	10	(1)
FXTAL	External Crystal Frequency Rating	4.0	18.432 MHz	gV .
DIVIDE BY	TWO OPTION-IN	NACT	IVE	MIN
Tcy	CLK Period	108		
TCLCH	CLK Low Time	54		OVER 1
TCHCL	CLK High Time	44	250	
TCH1CH2	CLK Rise Time		15	(1)
TCL2CL1	CLK Fall Time		15	(1)

NOTES:

- 1. Rise/fall times are measured between 0.8 and 2.0V.
- 2. Tcy in ACTIVE divide by two option is TWICE the input clock period.

RESET SPECIFICATION

Symbol	Parameter	Min	Max	Notes
TRSHL	Reset Width—CLK/X1 Configured to CLK	8 Tcy		(1)
TTLRSL	RTS/DTR LOW Setup to Reset Inactive	6 Tcy	sty to CLK/X1 pin, w	(2)
TRSLTX	RTS/DTR Low Hold after Reset Inactive	0	Tcy - 20	(2)



NOTES

1. In case of CLK/X1 configured as X1, additional time is required to guarantee crystal oscillator wake-up.


2. RTS/DTR are internally driven HIGH during RESET active time. The pin should be either left OPEN or externally driven LOW during RESET according to the required configuration of the system clock. These parameters specify the timing requirements on these pins, in case they are externally driven LOW during RESET. The maximum spec on TRSLTX requires that the RTS/DTR pins not be forced later than TRSLTX maximum.



READ CYCLE SPECIFICATIONS


Symbol	Parameter	Min	Max	Notes
TRLRH	RD Active Width	2 Tcy + 65	renous Opera	Asynch
TAVRL	Address/CS Setup Time to RD Active	7 381	Role DC to 2	อนธธิ
TRHAX	Address/CS Hold Time after RD Inactive	ectiono	Siete Error De	Com
TRLDV	Data Out Valid after RD Active	dows	2Tcy + 65	olq!: (1) 1
TCIAD	Command Inactive to Active Delay	Tcy + 15	dependent, Fo	(2)
TRHDZ	Data Out Float Delay after RD Inactive	Marin	40	SH DRS

1. C1 = 20 pF to 100 pF. 2. Command refers to either Read or Write signals.



WRITE CYCLE SPECIFICATION

Symbol	Parameter	Min	Max	Notes
TWLWH	WR Active Width	2Tcy + 15		
TAVWL	Address CS Setup Time to WR Active	7		20
TWHAX	Address and CS Hold Time after WR	0		200
TDVWH	Data in Setup Time to WR Inactive	90	6-1	A(2-0)
TWHDX	Data in Hold Time after WR Inactive	12		0-10 (0-1) W




ASYNCHRONOUS SERIAL CONTROLLER

- Asynchronous Operation
 - 5- to 9-Bit Character Format
 - Baud Rate DC to 288k
 - Complete Error Detection
- **Multiple Sampling Windows**
- Two, Independent, Four-Byte Transmit and Receive FIFOs
 - Programmable Threshold
- Two, 16-bit Baud Rate Generators/ Timers
- System Clock Options
 - On-Chip Crystal Oscillator
 - External Clocks, Low/High Speed


- MCS-51 9-Bit Protocol Support
- IBM PC AT® (INS 8250A/16450®) Software Compatible
- **■** Control Character Recognition
- **CHMOS III with Power Down Mode**
- Interrupts Maskable at Two Levels
- Auto Echo and Loopback Modes
- Seven I/O Pins, Dedicated and General Purpose
- 28-Lead DIP and PLCC Packages

(See Packaging Spec., Order #: 231369)

The Intel CHMOS 82510 is designed to increase system efficiency in asynchronous environments such as modems, serial ports—including expanding performance areas: MCS-51 9-bit format and high speed async. The functional support provided in the 82510 is unparalleled—2 baud rate generators/timers provide independent data rates or protocol timeouts; a crystal oscillator and smart modem I/O simplify system logic. New features, dual FIFOs and Control Character Recognition (CCR), dramatically reduce CPU interrupts and increase software efficiency. The 82510's software versatility allows emulation of the INS8250A/16450® for IBM PC AT® compatibility or a high performance mode, configured by 35 control registers. All interrupts are maskable at 2 levels. The multi-personality I/O pins are configurable as desired. A DPLL and multiple sampling of serial data improve data reliability for high speed asynchronous communication. The compact 28-pin 82510 is fabricated in CHMOS III technology and includes a software powerdown option.










Figure 2. PLCC Pinout

Figure 3. DIP Pinout

82510 PINOUT DEFINITION

82510 PII	NOU	DEF	NITION and vid aldiapages afratumal asomula transpa
Symbol	Pin No.	Туре	a most alangle erif studius is to ave and Description
RESET	17	genjeral	RESET: A high on this input pin resets the 82510 to the Default Wake-up mode.
CS 101 set	18	ienerT c	CHIP SELECT: A low on this input pin enables the 82510 and allows read or write operations.
A2-A0	24-	ui qi no elmener	ADDRESS PINS: These inputs interface with three bits of the System Address Bus to select one of the internal registers for read or write.
D7-D0	4* 25	1/0	DATA BUS: Bi-directional, three state, eight-bit Data Bus. These pins allow transfer of bytes between the CPU and the 82510.
RD	20	ay be od nour pin or k . T	READ: A low on this input pin allows the CPU to read Data or Status bytes from the 82510.
WR	19	rpoke o	WRITE: A low on this input allows the CPU to write Data or Control bytes to the 82510.
INT	5	0	INTERRUPT: A high on this output pin signals an interrupt request to the CPU. The CPU may determine the particular source and cause of the interrupt by reading the 82510 Status registers.
CLK/X1	9	mabol	MULTIFUNCTION: This input pin serves as a source for the internal system clock. The clock may be asynchronous to the serial clocks and to the processor clock. This pin may be used in one of two modes: CLK — in this mode an externally generated TTL compatible clock should be used to drive this input pin; X1 — in this mode the clock is internally generated by an on-chip crystal oscillator. This mode requires a crystal to be connected between this pin (X1) and the X2 pin. (See System Clock Generation.)
OUT2/X2	8	O dode	MULTIFUNCTION: This is a dual function pin which may be configured to one of the following functions: $\overline{OUT2}$ — a general purpose output pin controlled by the CPU, only available when CLK/X1 pin is driven by an externally generated clock; X2 - this pin serves as an output pin for the crystal oscillator. <i>Note</i> : The configuration of the pin is done only during hardware reset. For more details refer to the System Clock Generation.
TXD	6	0	TRANSMIT DATA: Serial data is transmitted via this output pin starting at the Least Significant bit.

^{*}Pins 28-25 and Pins 4-1.



82510 PINOUT DEFINITION (Continued)

Symbol	Pin No.	Туре	Name and Description
RXD	13	1	RECEIVE DATA: Serial data is received on this input pin starting at the Least Significant bit.
RI/SCLK	10	orese	MULTIFUNCTION: This is a dual function pin which can be configured to one of the following functions. $\overline{\text{RI}}$ - Ring Indicator - Input, active low. This is a general purpose input pin accessible by the CPU. SCLK - This input pin may serve as a source for the internal serial clock(s), RxClk and/or TxClk. See Figure 12, BRG sources and outputs.
DTR/TB	15	0	MULTIFUNCTION: This is a dual function pin which may be configured to one of the following functions. DTR - Data Terminal Ready. Output, active low. This is a general purpose output pin controlled by the CPU. TB - This pin outputs the BRGB output signal when configured as either a clock generator or as a timer. When BRGB is configured as a timer this pin outputs a "timer expired pulse." When BRGB is configured as a clock generator it outputs the BRGB output clock.
DSR/TA/ OUT0	11	1/0	MULTIFUNCTION: This is a multifunction pin which may be configured to one of the following functions. DSR - Data Set Ready. Input, active low. This is a general purpose input pin accessible by the CPU. TA - This pin is similar in function to pin TB except it outputs the signals from BRGA instead of BRGB. OUTO - Output pin. This is a general purpose output pin controlled by the CPU.
RTS m qu-ei	allow	e (Ofau 510 and	PREQUEST TO SEND: Output pin, active low. This is a general purpose output pin controlled by the CPU. In addition, in automatic transmission mode this pin, along with CTS, controls the transmission of data. (See Transmit modes for further detail.) During hardware reset this pin is an input. It is used to determine the System Clock Mode. (See System Clock Generation for further detail.)
CTS wolls a	14 niq 981	inisp Sus. The	CLEAR TO SEND: Input pin, active low. In automatic transmission mode it directly controls the Transmit Machine. (See transmission mode for further details.) This pin can be used as a General Purpose Input.
DCD/ICLK/ OUT1	12	1/O	MULTIFUNCTION: This is a multifunction pin which may be configured to one of the following functions. \overline{DCD} - Data Carrier Detected. Input pin, active low. This is a general purpose input pin accessible by the CPU. ICLK - This pin is the output of the internal system clock. $\overline{OUT1}$ - General purpose output pin. Controlled by the CPU.
V _{CC} 90 ant o	21	per Pror	Vcc: Device power supply. The dead A STRUMBETMS OF A TAIL
Vss	7	P	V _{SS} : Ground.

motava lametri entrol equoe e as Table 1. Multifunction Pins 40317 JUM

Pin #	sebom I/O sno n	Timing	Modem
Charling that has been a facility to be a facility of the control	buode *OUT2	oo JTT bax2 anap vili	smetxe
ti neewi 9 bato	s a cryst al t o be corne	*CLK/X1	tellioso — oscillat
10	Clock Generation.)	SCLK	*RI
may pe config	OUT0	TA	*DSR
neg vilan12 xe na	Y nevn OUT1	O nedw ICLK ave vin	190 *DCD
14	put pin for the crystal	s pin serves as an out	*CTS
15		the Sys BTr Clock G	The state of the s
staniq 16,00 a	ta is tran u nitted via th	SMIT DATA: Serial da	MART *RTS

*Default

GENERAL DESCRIPTION

The 82510 can be functionally divided into seven major blocks (See Fig 1): Bus Interface Unit, Timing Unit, Modem Module, Tx FIFO, Rx FIFO, Tx Machine, and Rx Machine. Six of these blocks (all except Bus Interface Unit) can generate block interrupts. Three of these blocks can generate second-level interrupts which reflect errors/status within the block (Receive Machine, Timing Unit, and the Module).

The Bus interface unit allows the 82510 to interface with the rest of the system. It controls access to device registers as well as generation of interrupts to the external world. The FIFOs buffer the CPU from the Serial Machines and reduce the interrupt overhead normally required for serial operations. The threshold (level of occupancy in the FIFO which will generate an interrupt) is programmable for each FIFO. The timing unit controls generation of the system clock through either its on-chip crystal oscillator, or an externally generated clock. It also provides two Baud Rate Generators/Timers with various options and modes to support serial communication.

FUNCTIONAL DESCRIPTION

CPU Interface

The 82510 has a simple demultiplexed Bus Interface, which consists of a bidirectional three-state eight-bit, data bus and a three-bit address bus. An Interrupt pin along with the Read, Write and Chip Select are the remaining signals used to interface with the CPU. The three address lines along with the Bank Pointer register are used to select the registers. The 82510 is designed to interface to all Intel microprocessor and microcontroller families. Like most other I/O based peripherals it is programmed through its registers to support a variety of functions.

Its register set can be used in 8250A/16450 compatibility or High Performance modes. The 8250A/16450 mode is the default wake-up mode in which only the 8250A/16450 compatible registers are accessible. The remaining registers are default configured to support 8250A/16450 emulation.

Software Interface




Figure 4. 82510 Register Architecture

The 82510 is configured and controlled through its 35 registers which are divided into four banks. Only one bank is accessible at any one time. The bank switching is done by changing the contents of the bank pointer (GIR/BANK-BANK0, BANK1). The banks are logically grouped into 8250A/16450 compatible (0), General Work Bank (1), General Configuration (2), and Modem Configuration (3). The 8250A/16450 compatible bank (Bank 0) is the default bank upon power up.

The 82510 registers can be categorized under the following:

Table 2, 82510 Register/Block Functions

	Status	Enable	Configuration	Command	Data		
FIFO	OMFLR		FMD	H00_	TERL		
MODEM	MSR	MIE	PMD	MCR			
RX	RST, RXF	RIE	RMD	RCM	RXD, RXF		
TX	LSR	LSR	TMD	TCM	TXD, TXF		
TIMER	TMST	TMIE	CLCF, BACF, BBCF	TMCR	BBL, BBH BAL, BAH		
DEVICE	DEVICE GSR, GIR		ICE GSR, GIR GER IMI		IMD	IMD ICM —	
8250	LSR, MSR, GIR	GER	LCR, MCR	MCR	TXD, RXD BAL, BAH		



8250 Compatibility

Upon power up or reset, the 82510 comes up in the default wake up mode. The 8250A/16450 compatible bank, bank zero, is the accessible bank and all the other registers are configured via their default values to support this mode. An 18.432 MHz crystal frequency is necessary.

Table 3. 8250A/16450 Compatible Registers and find special and incompatible

	82510 Reg (Bank		8250A Registers			
Address	Read	Write	Read	Write		
00 (DLAB = 0)	RxD	eo TxD of 91	ESS and RBR Has Hall	and THR and		
01 (DLAB = 0)	GER	GER	IER IER	IER BANK		
00 (DLAB = 1)	BAL	BAL	and DLLIT .bhd	w Ism DLL ent o		
01 (DLAB = 1)	BAH	ВАН	DLM	DLM		
02	GIR/BANK	BANK	of occallancy in	vel) blor co nti eri		
03	LCR	LCR	LCR	LCR		
04	MCR	MCR	MCR	MCR		
05	LSR	LSR	LSR	LSR		
06	MSR	MSR	MSR	MSR		
07	ACR0	ACR0	SCR	SCR		

Table 4. Default Wake-Up Mode

SCHOOL STATE OF	CHE ALL BY HARRY	able 4. Delault W	ake-op wode		
RxD	ns og rupilnog	ACR1	00H	RxF	etr e tni USC
d into for OxToks. Only	which are d ivide	energies RIE	1EH pevel	TxF	he 82610 has
BAL of the	02H	RMD	00H	TMST	30H
BAH	00H	CLCF	00H	TMCR	sgreen, date to
upilino GER	00H	BACF	04H 0 5984	elangia FLR and	00H
GIR/BANK	01H	BBCF	84H	RCM	sank Pointer re
LCR	00H was no	u xasa PMD	FCH	TCM	ers, The 82510
MCR	00H	MIE MIE	ir is progH70 ned	GSR	0 12H to tson
LSR	60H	TMIE	00H	ICM	arough its regis
MSR	00H	BBL	05H	FMD	00H
ACR0	00H	ВВН	00H	TMD	00H
RST	00H	CMR		IMD	0CH
	G-14	CIMO	2318.8	COM	Kesnow




Figure 5. Interrupt Structure

Interrupts

There are two levels of interrupt/status reporting within the 82510. The first level is the block level interrupts such as RX FIFO, Tx FIFO, Rx Machine, Tx Machine, Timing unit, and Modem Module. The status of these blocks is reported in the General Status and General Interrupt Registers. The second level is the various sources within each block; only three of the blocks generate second level interrupts (Rx Machine, Timing Unit, and Modem Module). Interrupt requests are maskable at both the block level and at the individual source level within the module. If more than one unmasked block requests interrupt service an on-chip interrupt controller will resolve contention on a priority basis (each block has a fixed priority). An interrupt request from a particular block is activated if one of the unmasked status bits within the status register for the block is set. A CPU service operation, e.g., reading the appropriate status register, will reset the status bits.

ACKNOWLEDGE MODES

The interrupt logic will assert the INT pin when an interrupt is coded into the General Interrupt register. The INT pin is forced low upon acknowledgment. The 82510 has two modes of interrupt acknowledgment:

1. Manual Acknowledge

The CPU must issue an explicit Interrupt Acknowledge command via the Interrupt Acknowledge bit of the Internal Command register. As a result the INT pin is forced low for two clocks and then updated.

2. Automatic Acknowledge

As opposed to the Manual Acknowledge mode, when the CPU must issue an explicit interrupt acknowledge command, an interrupt service operation is considered as an automatic acknowledgment. This forces the INT pin low for two clock cycles. After two cycles the INT pin is updated, i.e., if there is still an active non-masked interrupt request the INT pin is set HIGH.

INTERRUPT SERVICE

A service operation is an operation performed by the CPU, which causes the source of the 82510 interrupt to be reset (it will reset the particular status bit causing the interrupt). An interrupt request within the 82510 will not reset until the interrupt source has been serviced. Each source can be serviced in two or three different ways; one general way is to disable the particular status bit causing the interrupt, via the corresponding block enable register. Setting the appropriate bit of the enable register to zero will mask off the corresponding bit in the status register, thus causing an edge on the input line to the interrupt logic. The same effect can be achieved by masking



off the particular block interrupt request in GSR via the *General Enable Register*. Another method, which is applicable to all sources, is to issue the Status Clear command from the *Internal Command Register*. The detailed service requirements for each source are given below:

Table 5. Service Procedures

Interrupt Source	Status Bits & Registers	Interrupt Masking	Specific Service
Timers	TMST (1-0) GSR (5)	TMIE (1-0) GER (5)	Read TMST
Tx Machine	GSR (4) LSR (6)	GER (4)	Write Character to tX FIFO
Rx Machine	LSR (4-1) RST (7-1) GSR (2)	RIE (7-1) GER (2)	Read RST or LSR Write 0 to bit in RST/LSR
Rx FIFO	RST/LSR (0) GSR (0)	GER (0)	Write 0 to LSR/RST Bit zero. Read Character
Tx FIFO	LSR (5) GSR (1)	GER (1)	Write to FIFO Read GIR(1)
Modem	MSR (3-0) GSR (3)	MIE (3-0) GER (3)	Read MSR write 0 into the appropriate bits of MSR (3-0).

NOTE: appelworkbA laural Mart of beeggo &A

1. Only if pending interrupt is Tx FIFO.

System Clock Generation

The 82510 has two modes of System Clock Operation. It can accept an externally generated clock, or it can use a crystal to internally generate its system clock.

CRYSTAL OSCILLATOR




Figure 6. Crystal Oscillator

The 82510 has an on-chip oscillator to generate its system clock. The oscillator will take the inputs from a crystal attached to the X1 and X2 pins. This mode is configured via a hardware strapping option on RTS.




Figure 7. Strapping Option

During hardware reset the RTS pin is an input; it is weakly pulled high from within and then checked. If it is driven low externally then the 82510 is configured for the Crystal Oscillator; otherwise an external clock is expected.

EXTERNALLY GENERATED SYSTEM CLOCK




Figure 8. External Clock

This is the default configuration. Under normal conditions the system clock is divided by two; however, the user may disable divide by two via a hardware strapping option on the DTR pin. The Hardware strapping option is similar to the one used on the RTS pin. It is forbidden to strap both DTR and RTS.

Transmit A Jack is set A fimenant

The two major blocks involved in transmission are the Transmit FIFO and the Transmit Machine. The Tx FIFO acts as a buffer between the CPU and the Tx Machine. Whenever a data character is written to the Transmit Data register, it, along with the Transmit Flags (if applicable), is loaded into the Tx FIFO.




Figure 9. Tx FIFO

The Tx FIFO can hold up to four, eleven-bit characters (nine-bits data, parity, and address flag). It has separate read and write mechanisms. The read and write pointers are incremented after every operation to allow data transfer to occur in a First In First Out fashion. The Tx FIFO will generate a maskable interrupt when the level in the FIFO is below, or equal to, the Threshold. The threshold is user programmable.

For example, if the threshold equals two, and the number of characters in the Tx FIFO decreases from three to two, the FIFO will generate an interrupt. The threshold should be selected with regard to the system's interrupt service latency.

eriuper prilitov etuload NOTE: netava prilitov etu

There is a one character transmission delay between FIFO empty and Transmitter Idle, so a threshold of zero may be selected without getting an underrun condition. Also if more than four characters are written to the FIFO an overrun will occur and the extra character will not be written to the Tx FIFO. This error will not be reported to the CPU.

TX MACHINE

The Tx Machine reads characters from the Tx FIFO, serializes the bits, and transmits them over the TXD pin according to the timing signals provided for transmission. It will also generate parity, transmit break (upon CPU request), and manage the modem handshaking signals (CTS and RTS) if configured so. The Tx machine can be enabled or disabled through the Transmit Command register or CTS. If the transmitter is disabled in the middle of a character transmission the transmission will continue until the end of the character; only then will it enter the disable state.

TRANSMIT CLOCKS

There are two modes of transmission clocking, 1X and 16X. In the 1X mode the transmitted data is synchronous to the transmit clock as supplied by the SCLK pin. In this mode stop-bit length is restricted to one or two bits only. In the 16X mode the data is not required to be synchronous to the clock. (Note: The Tx clock can be generated by the BRGs or from the SCLK pin.)

MODEM HANDSHAKING

The transmitter has three modes of handshaking.

Manual Mode—In this mode the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ pins are not used by the Tx Machine (transmission is started regardless of the $\overline{\text{CTS}}$ state, and $\overline{\text{RTS}}$ is not forced low). The CPU may manage the handshake itself, by accessing the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ signals through the MODEM CONTROL and MODEM STATUS registers.

Semi-Automatic Mode—In this mode the RTS pin is activated whenever the transmitter is enabled. The CTS pin's state controls transmission. Transmission is enabled only if CTS is active. If CTS becomes inactive during transmission, the Tx Machine will complete transmission of the current character and then go to the inactive state until CTS becomes active again.

Automatic Mode—This mode is similar to the semiautomatic mode, except that RTS will be activated as long as the transmitter is enabled and there are more characters to transmit. The CPU need only fill the FIFO, the handshake is done by the Tx Machine. When both the shift register and the FIFO are empty RTS automatically goes inactive. (Note: The RTS pin can be forced to the active state by the CPU, regardless of the handshaking mode, via the MODEM CONTROL register.)

Receives to spotto point one shart of

The 82510 reception mechanism involves two major blocks; the Rx Machine and the Rx FIFO. The Rx Machine will assemble the incoming character and its associated flags and then LOAD them on to the Rx FIFO. The top of the FIFO may be read by reading the Receive Data register and the Receive Flags Register. The receive operation can be done in two modes. In the *normal* mode the characters are received in the standard Asynchronous format and only control characters are recognized. In the *ulan* mode, the nine bit protocol of the MCS-51 family is supported and the ulan Address characters, rather than Control Characters are recognized.




Figure 10. Rx FIFO

The Rx FIFO is very similar in structure and basic operation to the Tx FIFO. It will generate a maskable interrupt when the FIFO level is above, the threshold. The Rx FIFO can also be configured to operate as a one-byte buffer. This mode is used for 8250 compatible software divers. An overrun will occur when the FIFO is full and the Rx Machine has a new character for the FIFO. In this situation the oldest character is discarded and the new character is loaded from the Rx Machine. An Overrun error bit will also be set in the RECEIVE STATUS and LINE STATUS registers.

The user has the option to disable the loading of incoming characters on to the Rx FIFO by using the UNLOCK/LOCK FIFO commands. (See RECEIVE COMMAND register.) When the Rx FIFO is locked, it will ignore load requests from the Rx Machine, and thus the received characters will not be loaded into the FIFO and may be lost (if another character is received). These two commands are useful when the CPU is not willing to receive characters, or is waiting for specific Control/Address characters. In uLAN mode there are three options of address recognition, each of these options varies in the amount of CPU offload, and degree of FIFO control through OPEN/LOCK FIFO commands.

Automatic Mode—In this mode the Rx Machine will open the FIFO whenever an Address Match occurs; it will LOCK the FIFO if an address mismatch occurs.

Semi-Automatic Mode—In this mode the Rx Machine will open the FIFO whenever an address character is received. It will not lock the FIFO if the Address does not match. The user is responsible for locking the Rx FIFO.

Manual Mode—In this mode the Rx Machine does not control the FIFO automatically; however, the user may UNLOCK/LOCK the FIFO by using the RECEIVE COMMAND register.

RX MACHINE

The RX Machine has two modes of clocking the incoming data-16X or 1X. In 16X synchronization is done internally; in the 1X mode the data must be synchronous to the SCLK pin input. The Rx Machine synchronizes the data, passes it through a digital filter to filter out the spikes, and then uses the voting counter to generate the data bit (multiple sampling of input RXD). Bit polarity decisions are made on the basis of majority voting; i.e., if the majority of the samples are "1" the result is a "1" bit. If all samples are not in agreement then the bit is also reported as a noisy bit in the RECEIVE FLAGS register. The sampling window is programmable for either 3/16 or 7/16 samples. The 3/16 mode is useful for high frequency transmissions, or when serious RC delays are expected on the channel. The 7/16 is best suited for noisy media. The Rx machine also has a DPLL to overcome frequency shift problems; however, using it in a very noisy environment may increase the error, so the user can disable the DPLL via the Receive Mode register. The Rx Machine will generate the parity and the address marker as well as any framing error indications.

Start Bit Detection—The falling edge of the Start bit resets the DPLL counter and the Rx Machine starts sampling the input line (the number of samples is determined by the configuration of the sampling window mode). The Start bit verification can be done through either a majority voting system or an absolute voting system. The absolute voting requires that all the samples be in agreement. If one of the samples does not agree then a false Start bit is determined and the Rx Machine returns to the Start Bit search Mode. Once a Start bit is detected the Rx Machine will use the majority voting sampling window to receive the data bits.

Break Detection—If the input is low for the entire character frame including the stop Bit, then the Rx Machine will set Break Detected as well as Framing Error in the RECEIVE STATUS and LINE STATUS registers. It will push a NULL character onto the Rx FIFO with a framing-error and Break flag (As part of the Receive Flags). The Rx Machine then enters the Idle state. When it sees a mark it will set Break Terminated in RECEIVE STATUS and LINE STATUS registers and resume normal operation.




Figure 11. Sampling Windows

Control Characters—The Rx machine can generate a maskable interrupt upon reception of standard ASCII or EBCDIC control characters, or an Address marker is received in the uLAN mode. The Rx machine can also generate a maskable interrupt upon a match with programmed characters in the Address/Control Character 0 or Address/Control Character 1 registers.

Table 6. Control Character Recognition

CON	TROL CHAR	ACTER RECOGNITION
A}	STANDARD	SET I seniT ent ni neoblato
	ASCII:	000X XXXX + 0111 1111
		(ASCII DEL)
		(00 - 1FH + 7 FH)
		om owt enogque 01828 erf7
	OR	
	■ EBCDIC:	00XX XXXX
		(00 - 3FH)
B)	User Progran	nmed
	ACRO, AC	CR1 XXXX XXXX
	REGISTE	RS

Baud-Rate Generators/Timers

The 82510 has two-on-chip, 16-bit baud-rate generators. Each BRG can also be configured as a Timer, and is completely independent of the other. This can be used when the Transmit and Receive baud rates are different. The mode, the output, and the source of each BRG is configurable, and can also be optionally output to external devices via the TA, TB pins (see Fig. 12. BRG Sources and Outputs).




Figure 12. BRG Sources and Outputs

BAUD RATE GENERATION

The Baud Rate is generated by dividing the source clock with the divisor count. The count is loaded from the divisor count registers into a count down register. A 50% duty cycle is generated by counting down in steps of two. When the count is down to 2 the entire count is reloaded and the output clock is toggled. Optionally the two BRGs may be cascaded to provide a larger divisor. Note that this is the default configuration and used for 8250A/16450 emulation.

$$f_0 = f_{in}/Divisor$$

where fin is the input clock frequency and Divisor is the count loaded into the appropriate count registers. System clock frequencies can be selected (4 \rightarrow 9.216 MHz) to eliminate baud rate error for high baud rates.



Table 7. Standard Baud Rates

Bit Rate	16x Divisor	% Error
110	5236 (1474h)	.007%
300	1,920 (780h)	, 127.77.77
1200	480 (1E0h)	17/2 - 7/2
2400	240 (F0h)	
9600	60 (3Ch)	A INPUTLINE
19,200	30 (1Eh)	
38,400	15 (0Fh)	
56,000	10 (0Ah)	2.8%
288,000	2 (02h)	-

Source CLK = Internal Sys. Clk

= 18.432 MHz/2 (Crystal)

= 9.216 MHz (External 1X clock)

NOTE:

Internal system clock is $\frac{1}{2}$ crystal frequency or $\frac{1}{2}$ external clock frequency when using $\div 2$ clock option.

The BRG counts down in increments of two and then is divided by two to generate a 50% duty cycle; however, for odd divisors it will count down the first time by one. All subsequent countdowns will then continue in steps of two. In those cases the duty cycle is no longer exactly 50%. The deviation is given by the following equation:

deviation = 1/(2 ■ divisor)

The BRG can operate with any divisor between 1 and 65,535; however, for divisors between 1 and 3 the duty cycle is as follows:

Table 8. Duty Cycles

MILLEU DE L'ACE CESTISSESSESSESSES DE L'ACESTA DE L'AC							
Divisor	Duty Cycle						
in a die bonde die bil die bebeelde cascade	000/						
te that this is the de	M .1081VID 1050% 8 901VOID 0						
1	Same as Source						
0	FORBIDDEN						

Timer Mode coros ed one beleat truco edit

Each of the 82510 BRGs can be used as Timers. The Timer is used to generate time delays by counting the internal system clock. When enabled the Timer uses the count from the Divisor/Count registers to count down to 1. Upon terminal count a maskable Timer Expired interrupt is generated. The

delay between the trigger and the terminal count is given by the following equation:

Delay = Count ■ (System Clock Period)

To start counting, the Timer has to be triggered via the Start Timer Command. To restart the Timer after terminal count or while counting, the software has to issue the trigger command again. While counting the Timer can be enabled or disabled by using a software controlled Gate. It is also possible to output a pulse generated upon terminal count through the TA or TB pins.

In 1X clock mode the only clock source available is the SCLK pin. The serial machines (both Tx Machine and Rx Machine) can independently use one of two clock modes, either 1X or 16X. Also no configuration changes are allowed during operation as each write in the BRG configuration registers causes a reset signal to be sent to the BRG logic. The mode or source clocks may be changed only after a Hardware or Software reset. The Divisor (or count, depending upon the mode) may be updated during operation unless the particular BRG machine is being used as a clock source for one of the serial machines, and the particular serial machine is in operation at the time. Loading the count registers with "0" is forbidden in all cases, and loading it with a "1" is forbidden in the Timer Mode only.

SERIAL DIAGNOSTICS

The 82510 supports two modes of Loopback operation, Local Loopback and Remote Loopback as well as an Echo mode for diagnostics and improved throughput.

LOCAL LOOPBACK




Figure 13. Local Loopback

The Tx Machine output and Rx Machine input are shorted internally, TXD pin output is held at Mark. This feature allows simulation of Transmission/Reception of characters and checks the Tx FIFO, Tx Machine, Rx Machine, and Rx FIFO along with the software without any external side effects. The modem outputs \$\overline{OUT1}\$, \$\overline{OUT2}\$, \$\overline{DTR}\$ and \$\overline{RTS}\$ are internally shorted to \$\overline{RI}\$, \$\overline{DCD}\$, \$\overline{DSR}\$ and \$\overline{CTS}\$ respectively. \$\overline{OUT0}\$ is held at a mark state.



REMOTE LOOPBACK




Figure 14. Remote Loopback

The TXD pin and RXD pin are shorted internally (the data is not sent on to the RX Machine). This feature allows the user to check the communications channel as well as the Tx and Rx pin circuits not checked in the Local Loopback mode.

AUTO ECHO




Figure 15. Auto Echo

In Echo Mode the received characters are automatically transmitted back. When the characters are read from the Rx FIFO they are automatically pushed back onto the Tx FIFO (the flags are also included). The Rx Machine baud rate must be equal to, or less than, the Tx Machine baud rate or some of the characters may be lost. The user has an option of preventing echo of special characters; Control Characters and characters with Errors.

Power Down Mode

The 82510 has a "power down" mode to reduce power consumption when the device is not in use.

The 82510 powers down when the power down command is issued via the Internal Command Register (ICM). There are two modes of power down, Sleep and Idle.

In Sleep mode, even the system clock of the 82510 is shut down. The system clock source of the 82510 can either be the Crystal Oscillator or an external clock source. If the Crystal Oscillator is being used and the power down command is issued, then the 82510 will automatically enter the Sleep mode. If an external clock is being used, then the user must disable the external clock in addition to issuing the Power Down command, to enter the Sleep mode. The benefit of this mode is the increased savings in power consumption (typical power consumption in the Sleep mode is in the ranges of 100s of microAmps). However, upon wake up, the user must reprogram the device. To exit this mode the user can either issue a Hardware reset, or read the FIFO Level Register (FLR) and then issue a software reset. In either case the contents of the 82510 registers are not preserved and the device must be reprogrammed prior to operation. If the Crystal Oscillator is being used then the user must allow enough time for the oscillator to wake up before issuing the software reset.

The 82510 is in the idle mode when the Power Down command is issued and the system clock is still running (i. e. the system clock is generated externally and not disabled by the user). In this mode the contents of all registers and memory cells are preserved, however, the power consumption in this mode is greater than in the Sleep mode. Reading FLR will take the 82510 out of this mode.

NOTE:

The data read from FLR when exiting Power Down is invalid and should be ignored.

individual registers within a bank are selected by the three address lines (A2-0). The 82510 registers can be



DETAILED REGISTER DESCRIPTION

Table 9. Register Map

Bank rase and to soon metays and ne	Address	Read Register	Write Register	
0 (NAS)	0 (DLAB = 0)	RXD	TXD	
8250A/16450	1 (DLAB = 0)	GER	GER	
	0 (DLAB = 1)	BAL	BAL	
	1 (DLAB = 1)	BAH oo I stomet	BAH	
		GIR/BANK	BANK	
		erit) (flame LCR horle ere nig	CXA LCR CXT &	
mand, to enter the Sleep mod		ended and MCR does XFI end	MCR MCR	
		-ned anod LSR dimos and Xo		
in (typical power consumption)		MSR	MSR	
is in the ranges of 100s of m	the Sleep mode	ACR0	ACR0	
1 (WORK)	reprogran0 the di	RXD	TXD	
		RXF	TXF	
		GIR/BANK	BANK	
the contents of the 82510 regi	set in arger cast	TMST	TMCR	
	98910 1411 918 8191	FLR	MCR	
	ent being unled al	RST	RCM	
	for the oseillator	MSR	TCM	
	Zesar eraw	GSR	ICM	
2 (GENERAL CONF)	0			
	an in at all day and	15. Auto EchdMR	FMD	
	2 0 0 0 0 0	GIR/BANK	BANK	
		TIVID	TMD	
		villed totach to our wards O'21	IMD	
	served, 12 wever	ACR1	ACR1	
		laupe ed la RIE des busd enid	MEM RIET (babul	
32510 out of this mode.	I ON BRY INW HUT	amo a RMD a andoeM	T or RMD	
3 (MODEM CONF)	0 (DLAB = 0)	CLCF	CLCF	
m FLR when exiting Power Dov	1 (DLAB = 0)	BACE	BACE	
	0 (DLAB = 1)	BBL	BBL	
	1 (DLAB = 1)	BBH	BBH	
	2	GIR/BANK	BANK	
	3	BBCF	BBCF	
	4	eouler of PMD "nwob rewi		
	5	nen the devicalM not in use.		
	6	TMIE	TMIE	
	7		DESCRIPTION OF THE	

⁽¹⁾ ACRO is used in INS8250 as a Scratch-Pad Register

The 82510 has thirty-five registers which are divided into four banks of register banks. Only one bank is accessible at any one time. The bank is selected through the BANK1-0 bits in the GIR/BANK register. The individual registers within a bank are selected by the three address lines (A2-0). The 82510 registers can be grouped into the following categories.

⁽²⁾ DLAB = LCR Bit #7



			BAN	ZERO 825	0A/16450—(OMPATIBLE	BANK			
Register	enb7A	6	5	8 4	8 3	2	8 1	0	Address	Default
TxD (33)	Tx Data bit 7	Tx Data bit 6	Tx Data bit 5	Tx Data bit 4	Tx Data bit 3	Tx Data bit 2	Tx Data bit 1	Tx Data bit 0	0 (FL P (25
RxD (35)		Rx Data bit 6		Rx Data bit 4	Rx Data bit 3	Rx Data bit 2		Rx Data bit 0	Chara	1-
BAL (11)			В	RGA LSB D	ivide Count (I	DLAB = 1)	T. T.	craMi bei	0	02H
BAH (12)	3	0	В	RGA MSB D	Divide Count (I	DLAB = 1)	rlaul7	x9	7 (0	00H
GER (16)	0	o eta- egnadi	Timer Interrupt Enable	Tx Machine Interrupt Enable	Modem Interrupt Enable	Rx Machine Interrupt Enable	Tx FIFO Interrupt Enable	Rx FIFO Interrupt Enable	Comp	00H
GIR/BANK (21)	0	BANK Pointer bit 1	BANK Pointer bit 0	Flush T	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
LCR (2)	DLAB Divisor Latch Access bit	Set Break	Parity Mode bit 2	Parity Mode bit 1	Parity Mode bit 0	Stop bit Length bit 0	Character Length bit 1	Character Length bit 0	3	00H
MCR (32)	0	0	OUT 0 Complement		OUT 2 Complement	OUT 1 Complement	RTS Complement	DTR Complement	4	00H
LSR (22)	o ontotal	TxM Idle	Tx FIFO Interrupt	Break Detected	Framing Error	Parity Error		Rx FIFO Int Req	5	60H
MSR (27)	DCD Input Inverted	2000 C C C C C C C C C C C C C C C C C C	DSR Input Inverted	CTS Input Inverted	State Change in DCD	State (H → L) Change in RI	State Change in DSR	State Change in CTS	6	00H
ACR0 (5)		4	ond	Address or	Control Chara	cter Zero	O rid	Filid	7	00H

				SANK ONE	-GENERAL	WORK BANK	reneal 3 Jeto	BIBITO	enos	
Register	7	6	5	9004	3	2	Disable Lung	onod ₀	Address	Default
TxD (33)	Tx Data bit 7	Tx Data bit 6	Tx Data bit 5	Tx Data bit 4	Tx Data bit 3	Tx Data bit 2	Tx Data bit 1	Tx Data bit 0	0	(P) GM
RxD (35)	Rx Data bit 7	Rx Data bit 6	Rx Data bit 5	Rx Data bit 4	Rx Data bit 3	Rx Data bit 2	Rx Data bit 1	Rx Data bit 0	0	a) trada
RxF (24)	8 -	Rx Char OK	Rx Char Noisy	Rx Char Parity Error	Address or Control Character	Break Flag	Rx Char Framing Error	Ninth Data bit of Rx Char	Contra	[Zt] 30
TxF (34)	Address Marker bit		Ninth bit of Data Char	0	0	0	0	o day	hten.	-
GIR/BANK (21)	0	BANK Pointer bit 1	BANK Pointer bit 0	0 0	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
TMST (26)	-	-	Gate B State	Gate A State	HOO MEGON	— BERNIT N	Timer B Expired	Timer A Expired	3	30H
TMCR (31)	0 0 0 101	A 0 8	Trigger Gate B	Trigger Gate A	0	0 8	Start Timer B	Start Timer A	3 191	elg er l
MCR (32)	0	0		Loopback Control bit	OUT 2 Complement	OUT 1 Complement	RTS Complement	DTR Complement	4	00H

NOTE:
The register number is provided as a reference number for the register description.

			BANK ONE	-GENER	AL WORK BAN	IK (Contin	ued)			
Register	enabA7 0	6	5	2 4	3	2	1	0	Address	Default
FLR (25)	0 + 1	ECHO F	Rx FIFO Leve	Tx Data le	n -C ota	T Tx Data	x FIFO Le	evel	4	00H
RST (23)	Address/ Control Character Received	Address/ Control Character Match	Break Terminated	Break Detected	Framing Error	Parity Error	Overrun Error	Rx FIFO Interrupt Requested	5	00H
RCM (30)	Rx Enable	Rx Disable	Flush RxM	Flush Rx FIFO	Lock Rx FIFO	Open Rx FIFO	0	0	5	SUPAS
MSR (27)	DCD Complement	RI Input Inverted	DSR Input Inverted	CTS Input Inverted	State Change in DCD	State Change in RI	State Change in DSR	State Change in CTS	6	00H
TCM (29)	0 80	0	0	tot a O can	Flush Tx Machine	Flush Tx FIFO	Tx Enable	Tx Disable	6	Tes
GSR (20)	cter 9	marko le	Timer Interrupt	TxM Interrupt	Modem Interrupt	RxM Interrupt	Tx FIFO Interrupt	Rx FIFO Interrupt	7.0	12H
ICM (28)	0	0 110	0	Software Reset	Manual Int Acknowledge	Status Clear	Power	0	rio 7 sJ	
	N C	STO	aral	3 7000	Command	erono I	Mode		With the last	DES ROA

HOR	a 1	DVD I DIE	BANK TV	VO-GEN	ERAL CONFIC	GURATIO	N CHES	T MAT	0	(\$0) AE
Register	7 p	A 10 6	5	4	3	2 2	2012002	0 51	Address	Default
FMD (4)	0	ofeste 0	Rx FIFO 1	Threshold	0	0.0	Tx FIFO	Threshold	m 010	00H
GIR/BANK (21)	0	BANK Pointer bit 1	BANK Pointer bit 0	o ngo un mi	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
TMD (3)	Error Echo Disable	Control Character Echo Disable	9-bit Character Length		smit Mode	Software Parity Mode	Stop	Bit Length	3	00H
IMD (1)	0 3	0 kg 0	O X TO	10 Oats	Interrupt Acknowledge Mode	Rx FIFO Depth	ulan Mode Select	Loopback or Echo Mode of Operation	Dir 7	0CH
ACR1 (6)		Dan En	Addre	ess or Con	trol Character	1 1	BIBU A	5	00H	
RIE (17)	Address/ Control Character Recognition Interrupt Enable	Address/ Control Character Match Interrupt Enable	Break Terminate Interrupt Enable	Break Detect Interrupt Enable	Framing Error Interrupt Enable	Parity Error Interrupt Enable	Overrun Error Interrupt Enable	A OK OK S Software bit Parity bit	6 settleA	(AE) PX
RMD (7)	Address/Control Character Mode		Disable DPLL	Sampling Window Mode	Start bit Sampling Mode	0	o IAE	NOAE leanning f fig	7 7	00H

		dx3 peut	BANK THREE	-MODEM C	ONFIG	URATION				
Register	7	6 1	5	40	3	2	1940	0	Address	Default
CLCF (8)	Rx Clock Mode	Rx Clock Source	Tx Clock Mode	Tx Clock Source	0	0	0	0	0	00H (SS) FIO
BACF (9)	0	BRGA Clock Source	notighoseb	0	0	BRGA Mode	0	O beba	1 pro ai redimun	04H :3170
BBL (13)	BRGB LSB Divide Count (DLAB = 1)								0	05H
BBH (14)	BRGB MSB Divide Count (DLAB = 1)								1	00H



		BA	NK THREE	-MODEN	CONFIGU	RATION (Co	ontinued)	MAL MODI	-INTER	-GMI .
Register	7	6	5	4	3	2	1	0	Address	Default
GIR/BANK (21)	0	BANK Pointer bit 1	BANK Pointer bit 0	0 1-M31-4	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
BBCF (10)	BRGB Clo	ock Source	SCOTO PIECE	REDER	0	BRGB Mode	0	RESI ^O CVED	3	84H
PMD (15)	DCD/ICLK/ OUT 1 Direction	DCD/ICLK/ OUT 1 Function	DSR/TA/ OUT 0 Direction	DSR/TA/ OUT 0 Function	RI/SCLK Function	DTR/TB Function	0	0	4	FCH
MIE (19)	0	o aboli		ULM:	DCD State Change Int Enable	RI State Change Int Enable	DSR State Change Int Enable	CTS State Change Int Enable	5 jister det The bit	OFH IST BIT
TMIE (18)	0	aboli MA	0	0	0	0	Timer B Interrupt Enable	Timer A Interrupt Enable	6	00H

CONFIGURATION

These read/write registers are used to configure the device. They may be read at anytime; however, they may be written to only when the device is idle. Typically they are written to only once after system power up. They are set to default values upon Hardware or Software Reset (Default Wake-Up Mode). The default values are chosen so as to allow the 82510 to be fully software compatible with the IBM PC Async Adapter (INS 8250A/ 16450) when in the default wakeup mode. The 82510 can operate in the High Performance mode by programming the configuration registers as necessary.

The configuration options available to the user are listed below.

Disable Control/Address

Char. Echo


Table 11. Configuration Options

Interrupt Acknowledge Mode Control Character RX FIFO Depth Automatic Recognition Manual RX, TX Threshold None Standard **Clock Options** • ASCII Sampling Window Size RX, TX Clock Mode • EBCDIC • 1X Start Bit Detection Mode Two User Programmed DPLL Disable/Enable • 16X RX, TX Clock Source TX Operation μLAN (8051) Address Recognition Manual, Semi-Automatic, • BRGB Manual, Semi-Automatic, BRGA/B Operation Mode Automatic Automatic • Timer Parity Mode **Diagnostics** • BRG Stop Bit Length Loopback BRGA/B Divide Count Character Size Remote BRGA/B Source I/O Pins Local Sys Clock Select Function for Each Echo SCLK Pin Multifunction Pin Yes/No BRGA Output (BRGB) Select Direction for Multi-Disable Error Echo Only)

function Pin (If Applica-

ble)

1. IMD—INTERNAL MODE REGISTER



This register defines the general device mode of operation. The bit functions are as follows:

7-4: Reserved

IAM: Interrupt Acknowledge Mode Bit

- Manual acknowledgement of pending interrupts
- Automatic acknowledgement of pending interrupts (upon CPU service)

This bit, when set, configures the 82510 for the automatic acknowledge mode. This causes the 82510 INT line to go low for two clock cycles upon service of the interrupt. After two clock cycles it is then updated. It is useful in the edge triggered mode. In manual acknowledgement mode the CPU must explicitly issue a command to clear the INT pin. (The INT pin then goes low for a minimum of two clock cycles until another enabled status register bit is set.)

RFD: Receive FIFO Depth

0 — Four Bytes 1 — One Byte

Select Direction for Multi

This bit configures the depth of the Rx FIFO. With a FIFO depth of one, the FIFO will act as a 1-byte buffer to emulate the 8250A.

ULM: uLAN Mode

0 — Normal Mode 1 — uLAN Mode

This bit, enables the 82510 to recognize and/or match address using the 9-bit MCS-51 asynchronous protocol.

LEM: Loopback/Echo Mode Select

This bit selects the mode of loopback operation, or the mode of echo operation; depending upon which operation mode is selected by the Modem Control register bit LC.

In *loopback* mode (Modem Control register bit LC = 1) it selects between local and remote loopback.

0 — Local Loopback 1 — Remote Loopback


In *echo* mode (Modem Control register bit LC = 0) it selects between echo or non-echo operation.

Sampling Windows onld O - No Echo Woode Mode

1 — Echo Operation



2. LCR-LINE CONFIGURE REGISTER



This register defines the basic configuration of the serial link.

DLAB—Divisor Latch Access Bit—This bit, when set, allows access to the Divisor Count registers BAL,BAH;BBL,BBH registers.

SBK—Set Break Bit—This bit will force the TxD pin low. The TxD pin will remain low (regardless of all activities) until this bit is reset.

PM2—PM0—Parity Mode Bits—These three bits combine with the SPF bit of the Transmit Mode register to define the various parity modes. See Table 12.

Table 12. Parity Modes

РМО	SPF	PM2	PM1	Function						
0	X	X	X	No Parity						
of falid	0.0	0	0	Odd Parity						
erittb 1	0	0.0	0 11 0	Even Parity						
1	0	.61 ele	0	High Parity						
1	0	1	1	Low Parity						
1	1	0	0	Software Parity						

SBLO—Stop Bit Length—This bit, together with SBL1 and SBL2 bits of the Transmit Mode register, defines the Stop-bit lengths for transmission. The Rx machine can identify 3/4 stop bit or more. See Table 13.

Table 13. Stop Bit Length

	SBL1		Stop Bit Length		
1910100	able 0 Ech	0	4/4		
aboo or	os o bili	v) atoms	6/4 or 8/4*	great	
0	1	0	3/4	1	
0	1	1	4/4	1	
eeldqeiG-	0	0	5/4	1	
1		s bearings	6/4	1	
id in echo	1	0	7/4	1	
1	1	1	8/4	2	


*6/4 if character length is 5 bits; else 8/4

CL0—CL1—Character Length Bits—These bits, together with the Transmit Mode register bit NBCL, define the character length. See Table 14.

Table 14. Character Length

Table 14. Character Length										
NBCL	CL1	CLO	Character Length							
0	0	0 0	5 BITS							
0	0	imagent s	6 BITS							
0	1	0 3	7 BITS							
0	1	1	8 BITS							
1	0	0	9 BITS							

3. TMD-Transmit Machine Mode Register



This register together with the Line Configure Register defines the Tx machine mode of operation.

EED—Error Echo Disable—Disables Echo of characters received with errors (valid in echo mode only).

CED—Control Character Echo Disable—Disables Echo of characters recognized as control characters (or address characters in uLAN mode). Valid in echo mode only.

NBCL—Nine-Bit Length—This bit, coupled with LCR (CL0, CL1), selects Transmit/Receive character length of nine bits. See Table 14.

TM1—TM0—Transmit Mode—These bits select one of three modes of control over the CTS and RTS lines.

00—Manual Mode—In this mode the CPU has full control of the Transmit operation. The CPU has to explicitly enable/disable transmission, and activate/check the RTS/CTS pins.


01-Reserved

10—Semi-Automatic Mode—In this mode the 82510 transmits only when CTS input is active. The 82510 activates the RTS output as long as transmission is enabled.

11—Automatic Mode—In this mode the 82510 transmits only when CTS input is active. The RTS output is activated only when transmission is enabled and there is more data to transmit.

SPF—Software Parity Force—This bit defines the parity modes along with the PM0, PM1, and PM2 bits of the LCR register. When software parity is enabled the software must determine the parity bit through the TxF register on transmission, or check the parity bit in RxF upon reception. See Table 12.

SBL2—SBL1—Stop Bit Length—These bits, together with the SBL0 bit of the LCR register define the stop bit length. See Table 13.



This register configures the Tx and Rx FIFO's threshold levels—the occupancy levels that can cause an interrupt.

7—6—Reserved and making to Anatomic (O tomo)


RFT1—RFT0—Receive FIFO Threshold—When the Rx FIFO occupancy is greater than the level indi-

cated by these bits the Rx FIFO Interrupt is activated.

3-2-Reserved

TFT1—TFT0—Transmit FIFO Threshold—When the TX FIFO occupancy is less than or equal to the level indicated by these bits the Tx FIFO Interrupt is activated.

5. ACR0—ADDRESS/CONTROL CHARACTER REGISTER 0




This register contains a byte which is compared to each received character. The exact function depends on the configuration of the IMD register.

In normal mode this register may be used to program a special control character; a matched character will be reported in the RECEIVE STATUS register. The maximum length of the control characters is eight bits. If the length is less than eight bits then the

character must be right justified and the leading bits be filled with zeros.

In uLAN mode this register contains the eight-bit station address for recognition. In this mode only incoming address characters (i.e., characters with address bit set) will be compared to these register. The PCRF bit in the RECEIVE STATUS register will be set when an Address or Control Character match occurs.


6. ACR1—ADDRESS/CONTROL CHARACTER REGISTER 1



NOTE:

This register is identical in function to ACR0.

7. RMD—RECEIVE MACHINE MODE REGISTER



This register defines the Rx Machine mode of operation.

uCM0, uCM1—uLAN/Control Character Recognition Mode—In normal mode it defines the Control Character recognition mode. In ulan mode they define modes of address recognition.

In *uLAN* mode: selects the mode of address recognition.

00—Manual Mode—Rx Machine reports reception of any address character, via CRF bit of RECEIVE STATUS register, and writes it to the Rx FIFO.

01—Semi-Automatic Mode—Operates the same as Manual Mode but, in addition, the Rx Machine OPENS (unlocks) the Rx FIFO upon reception of any address characters. Subsequent received characters will be written into the FIFO. (Note: it is the user's responsibility to LOCK the FIFO if the address character does not match the station's address.)

10—Automatic Mode—The Rx Machine will OPEN (unlock) the Rx FIFO upon Address Match. In addition the Rx Machine LOCKs the Rx FIFO upon recognition of address mismatch; i.e., it controls the flow of characters into the Rx FIFO depending upon the results of the address comparison. If a match occurs it will allow characters to be sent to the FIFO; if a mismatch occurs it will keep the characters out of the FIFO by LOCKING it.

11—Reserved

In *normal* Mode: selects the mode of Standard Set Control Character Recognition (programmed control characters are always recognized).

00— No Standard Set Control Characters Recognized.

01— ASCII Control Characters (00H—1 FH + 7FH).

10- Reserved.

11— EBCDIC Control Character Recognized (00H - 3FH).

DPD—Disable Digital Phase Locked Loop—When set, disables the DPLL machine. (Note: using the DPLL in a very noisy media, may increase the error rate.)

SWM—Sampling Window Mode—This bit controls the mode of data sampling:

0—Small Window, 3/16 sampling.


1—Large Window, 7/16 sampling.

SSM—Start Bit Sampling Mode—This bit controls the mode of Start Bit sampling.

0— Majority Voting for start bit. In this mode a majority of the samples determines the bit.

1— In this mode if one of the bit samples is not '0', the start bit will not be detected.

8. CLCF—CLOCKS CONFIGURE REGISTER



This register defines the Transmit and Receive Code modes and sources.

RxCM—Rx Clock Mode—This bit selects the mode of the receive clock which is used to sample the received data.

0-16X Mode.

1— 1X Mode. In this mode the receive data must be synchronous to the Rx Clock; supplied via the SCLK pin.

RxCS—Rx Clock Source—This bit selects the source of the internal receive clock in the case of 16X mode (as programmed by the RxCM bit above).

0—BRGB Output 1—BRGA Output TxCM—Transmit Clock Mode—This bit selects the mode of the Transmit Data Clock, which is used to clock out the Transmit Data.


0- 16X Mode 17 80 98 not 290 was 40000 word

1— 1X Mode. In this mode the Transmit data is synchronous to the Serial Clock; supplied via the SCLK pin.

TxCS—Transmit Clock Source—Selects the source of internal Transmit Clock in case of 16X mode.

0—BRGB Output. 1—BRGA Output.

9. BACF—BRGA CONFIGURATION REGISTER



This register defines the BRGA clock sources and the mode of operation.

BACS—BRGA Clock Source—Selects the input clock source for Baud Rate Generator A.

0—System Clock 1—SCLK Pin


This bit has no effect if BRGA is configured as a timer.

BAM—BRGA Mode of Operation—Selects between the Timer mode or the Baud Rate Generator Mode.

0— Timer Mode (in this mode the input clock source is always the system clock).

1- Baud Rate Generator Mode

10. BBCF-BRGB CONFIGURATION REGISTER



This register defines the BRGB clock sources and mode of operation. (Note: BRGB can also take its Input Clock from the output of BRGA.)

BBCS1, BBCS0—These two bits together define the input Clock Sources for BRGB. These bits have no effect when in the timer mode.

00— System Clock 100 and 100 a


10— BRGA Output 11— Reserved

BBM-BRGB Mode of Operation.

0— Timer Mode (In this mode the input clock source is always the system clock.)


1- BRG Mode

11. BAL—BRGA DIVIDE COUNT LEAST SIGNIFICANT BYTE DOIGNES PRODUCT AND SIGNIFICANT BYTE




This register contains the least significant byte of the BRGA divisor/count.

12. BAH-BRGA DIVIDE COUNT MOST SIGNIFICANT BYTE



This register contains the most significant byte of the BRGA divisor/count.


13. BBL—BRGB DIVIDE COUNT LEAST SIGNIFICANT BYTE



This register contains the least significant byte of the BRGB divisor/count.




14. BBH—BRGB DIVIDE COUNT MOST SIGNIFICANT BYTE TO THE PROPERTY OF THE PROPERT



This register contains the most significant byte of the BRGB divisor/count.

15. PMD—I/O PIN MODE REGISTER



This register is used to configure the direction and function of the multifunction pins. The following options are available on each pin.

- 1. Direction: Input or Output Pin.
 - 0— Defines the Pin as an output pin (general purpose or special function).
 - 1- Defines the pin as an input pin.
- Function: General purpose or special purpose pin (no effect if the pin is programmed as an Input).
 - 0- special function output pin.
 - 1— general purpose output pin.
 DIOD—DCD/ICLK/OUT1 Direction.
 - 0— Output: ICLK or OUT1 (depending on bit DIOF)
 - 1— Input: DCD.
 DIOF—DCD/ICLK/OUT1 Function (output mode only).

- 0— ICLK (Output of the Internal System Clock).
- 1— OUT1 general purpose output, Controlled by MODEM CONTROL Register DTAD—DSR/TA/OUT0 Direction.
- 0— Output: TA or OUTO (Dependent upon DTAF).
- 1— Input: DSR.

 DTAF—DSR/TA/OUTO Direct
- DTAF—DSR/TA/OUTO Direction (output mode only).
 - 0— TA (BRGA Output or Timer A Termination Pulse).
 - 1— OUTO (general purpose output, controlled by MODEM CONTROL).

 RRF—RI/SCLK Function
 - 0— SCLK (Receive and/or Transmit Clock)
 - 1— RI DTF—DTR/TB Function
 - 0— TB (BRGB Output Clock on Timer B termination pulse depending upon the mode of BRGB).
 - 1- DTR per TSA ent to slid autsis ent yd betere




INTERRUPT/STATUS REGISTERS Interrupt Masking

The 82510 uses a two layer approach to handle interrupt and status generation. Device level registers show the status of the major 82510 functional block (MODEM, FIFO, Tx MACHINE, Rx MACHINE, TIM-ERS, etc.). Each block may be examined by reading its individual block level registers. Also each block has interrupt enable/generation logic which may generate a request to the built-in interrupt controller, the interrupt requests are then resolved on a priority basis.

The 82510 has a device enable register, GER, which can be used to enable or mask-out any block interrupt request. Some of the blocks (Rx Machine, Modem, Timer) have an enable register associated with their status register which can be used to mask out the individual sources within the block. Interrupts are enabled when programmed high.

16. GER-GENERAL ENABLE REGISTER



This register enables or disables the bits of the GSR MIE—Modem Interrupt Enable. register from being reflected in the GIR register. It serves as the device enable register and is used to mask the interrupt requests from any of the 82510 block (See Figure 1).

TIE—Timers Interrupt Enable


TxIE—Transmit Machine Interrupt Enable.

RxIE-Rx Machine Interrupt Enable.

TFIE—Transmit FIFO Interrupt Enable.

RFIE—Receive FIFO Interrupt Enable.

17. RIE—RECEIVE INTERRUPT ENABLE REGISTER



This register enables interrupts from the Rx Machine. It is used to mask out interrupt requests generated by the status bits of the RST register.

CRE-Control/uLAN Address Character Recognition Interrupt Enable.—Enables Interrupt when CRF bit of RST register is set.

PCRE—Programmable Control/Address Character Match Interrupt Enable.—Enables Interrupt on PCRF bit of RST.

BkTe—Break Termination Interrupt Enable.


BkDE—Break Detection Interrupt Enable— Enable Interrupt on BkD bit of RST.

FEE-Framing Error Enable-Enable Interrupt on FE bit of RST.

PEE-Parity Error Enable-Enable Interrupt on PE bit of RST.

OEE-Overrun Error Enable-Enable Interrupt on OE bit of RST.

18. TMIE—TIMER INTERRUPT ENABLE REGISTER




This is the enable register for the Timer Block. It is used to mask out interrupt requests generated by the status bits of the TMST register.

TBIE—Timer B Expired Interrupt Enable— Enables Interrupt on TBEx bit of TMST.

TAIE—Timer A Expired Interrupt Enable— Enables Interrupt on TAEx bit of TMST.

19. MIE-MODEM INTERRUPT ENABLE REGISTER



This register enables interrupts from the Modem Block. It is used to mask out interrupt requests generated by the status bits of the MODEM STATUS register.

DCDE—Delta DCD Interrupt Enable—Enables Interrupt on DDCD bit of MODEM STATUS.

RIE—Delta RI Interrupt Enable—Enables Interrupt on DRI bit of MODEM STATUS.

DSRE—Delta DSR Interrupt Enable—Enables Interrupt on DSR bit of MODEM STATUS.


CTSE—Delta CTS Interrupt Enable—Enables Interrupt on DCTS bits of MODEM STATUS.

STATUS/INTERRUPT

The 82510 has two device status registers, which reflect the overall status of the device, and five block status registers. The two device status registers, GSR and GIR, and supplementary in function. GSR reflects the interrupt status of all blocks, whereas GIR depicts the highest priority interrupt only. GIR is updated after the GSR register; the delay is of approximately two clock cycles.



20. GSR-GENERAL STATUS REGISTER



This register reflects all the pending block-level Interrupt requests. Each bit in GSR reflects the status of a block and may be individually enabled by GER. GER masks-out interrupts from GIR; it does not have any effect on the bits in GSR. The only way that the bits can be masked out in GSR (i.e., not appear in GSR) is if they are masked out at the lower level.

TIR—Timers Interrupt Request—This bit indicates that one of the timers has expired. (See TMST)

TxIR—Transmit Machine Interrupt Request—Indicates that the Transmit Machine is either empty or disabled (Idle).


MIR—Modem Interrupt Request—This bit, if set, indicates an interrupt from the Modem Module. (As reflected in MODEM STATUS.)

RxIR—Receive Machine Interrupt Request—(As reflected in RST.)

TFIR—Transmit FIFO Interrupt Request—TX FIFO occupancy is below or equal to threshold.

RFIR—Receive FIFO Interrupt Request—Rx FIFO Occupancy is above threshold.

21. GIR/BANK—GENERAL INTERRUPT REGISTER/BANK REGISTER



This register holds the highest priority enabled pending interrupt from GSR. In addition it holds a pointer to the current register segment. Writing into this register will update only the BANK bits.

BANK1, BANK0—Bank Pointer Bits—These two bits point to the currently accessible register bank. The user can read and write to these bits. The address of this register is always two within all four register banks.

BI2, BI1, BI0,—Interrupt Bits 0-2—These three bits reflect the highest priority enabled pending interrupt from GSR.

101: Timer Interrupt (highest priority)

100: Tx Machine Interrupt

011: Rx Machine Interrupt


010: Rx FIFO Interrupt

001: Tx FIFO Interrupt

000: Modem Interrupt (lowest priority)

IPN—Interrupt Pending—This bit is active low. It indicates that there is an interrupt pending. The interrupt logic asserts the INT pin as soon as this bit goes active. (Note: the GIR register is continuously updated; so that, while the user is serving one interrupt source, a new interrupt with higher priority may enter GIR and replace the older interrupt.)

22. LSR—LINE STATUS REGISTER



This register holds the status of the serial link. It shares five of its bits with the RST register (BkD, FE, PE, OE, and RFIR). When this register is read, the RST register (BITS 1–7) and LSR register (BITS 1–4) are cleared. This register is provided for compatibility with the INS8250A.

TxSt—Transmit Machine Status Bit—Same as TxIR bit of GSR register. If high it indicates that the Transmit Machine is in Idle State. (Note: Idle may indicate that the TxM is either empty or disabled.

TFSt—Transmit FIFO Status—Same as TFIR bit of GSR. It indicates that the Transmit FIFO level is equal to or below the Transmit FIFO Threshold. There are two ways to disable the transmit FIFO status from being reflected in GIR:

- 1. Writing a "0" to the TFIE bit of the GER register
- Dynamically by using the Tx FIFO HOLD IN-TERRUPT logic. When the Tx FIFO is in the Hold State, no interrupts are generated regardless of the TFIR and TFIE bits.

The Transmit FIFO enters the Hold State when the CPU reads the GIR register and the source of the interrupt is Tx FIFO. To Exit, the CPU must drop the

TFIR bit of GSR by writing a character to Tx FIFO, or drop TFIE bit of GER (Disable Tx FIFO).

Bkd—Break Detected—See Bkd bit in RST register for full explanation. The BkD bit in RST register is the same as this bit.


FE—Framing Error Detected—See FE bit in RST register for a full explanation. The FE bit in RST register is the same as this bit.

PE—Parity Error Detected—See PE bit in RST register for full explanation. The PE bit in RST register is the same as this bit.

OE—Overrun Error—See OE bit in RST register for full explanation. The OE bit in RST register is the same as this bit.

RFIR—Receive FIFO Interrupt Request—This bit is identical to RFIR bit of GSR. It indicates that the RX FIFO level is above the Rx FIFO Threshold. This bit is forced LOW during any READ from the Rx FIFO. A zero written to this bit will acknowledge an Rx FIFO interrupt.

23. RST—RECEIVE MACHINE STATUS REGISTER



This register displays the status of the Receive Machine. It reports events that have occurred since the RST was cleared. This register is cleared when it is read except for BIT0, Rx FIFO interrupt. Each bit in this register, when set, can cause an interrupt. Five bits of this register are shared with the LSR register.

CRF—Control/Address Character Received— When enabled, this bit can cause an interrupt if a control character or address character is received.

In uLAN Mode: indicates that an address character has been received.

In normal Mode: indicates that a standard control character (either ASCII or EBCDIC) has been received.

PCRF—Programmed Control/Address Character Received—This bit, when enabled, will cause an interrupt when an address or control character match occurs.

In uLAN Mode: indicates that an address character equal to one of the registers ACR0 or ACR1 has been received.

In normal Mode: indicates that a character which matches the registers ACR0 or ACR1 has been received.

BkT—Break Terminated—This bit indicates that a break condition has been terminated.

BkD—Break Detected—This bit indicates that a Break Condition has been detected, i.e., RxD input was held low for one character frame plus a stop BIT.


FE—Framing Error—This bit indicates that a received character did not have a valid stop bit.

PE—Parity Error—Indicates that a received character had a parity error.

OE—Overrun Error—Indicates that a received character was lost because the Rx FIFO was full.

RFIR—Receive FIFO Interrupt Request—Same as the RFIR bit of LSR register.

24. RXF—RECEIVED CHARACTER FLAGS



This register contains additional information about the character in the RXD register. It is loaded by the Rx Machine simultaneously with the RXD register.

ROK—Received Character OK—This bit indicates that the character in RXD no parity or framing error. The parity error is not included in the s/w parity mode.

RxN—Received Character Noisy—The character in RXD was noisy. This bit, valid only in 16X sampling mode, indicates that the received character had non-identical samples for at least one of its bits.

RPE—Receive Character Parity Error—This bit indicates that the RxD character had a Parity Error. However, in S/W Parity mode it holds the received parity bit as is.

ACR—Address/Control Character Marker—This bit indicates that the character in RXD is either:

A control Character—in normal Mode. An Address Character in uLAN Mode.

RFE—Receive Character Framing Error—Indicates that no Stop bit was found for the character in RXD.

NOTE:

A Framing Error will be generated for the first character of the Break sequence.

RND—Ninth Bit of Received Character—The most significant bit of the character in RXD is written into this bit. This bit is zero for characters with less than nine bits.

BKF—Break Flag—Indicates that the character is part of a "break" sequence.


25. FLR—FIFO LEVEL REGISTER



This register holds the current Receive and Transmit FIFO occupancy levels.

RFL2, RFL1, RFL0—Receive FIFO Level of Occupancy—These three bits indicate the level of Occupancy of the Rx FIFO. The valid range is zero (000) to four (100).

TFL2, TFL1, TFL0—Transmit FIFO Level of Occupancy—These three bits indicate the level of occupancy in the transmit FIFO. The valid range is zero (000) to four (100).



This register holds the status of the timers. Bits TBEx and TAEx generate interrupts which are reflected in bit TIR of GSR. Bits GBS and GAS just display the counting status, they do not generate interrupts.

GBS—Gate B State—This bit does not generate an interrupt. It indicates the counting state of the software gate of Timer B, as written through the TMCR register.

0—counting disabled and discounting enabled en


GAS—Gate—A State—This bit does not generate an interrupt. It reflects the state of the software gate of Timer A, as written through the TMCR register.

0—counting disabled 10XF eth in rebensio eth 1—counting enabled values at the endown XF.

TBEx—Timer B Expired—When Set generates an interrupt through TIR bit of GSR. Indicates that Timer B count has expired. This bit is set via the terminal count pulse generated by the timer when it terminates counting.

TAEx—Timer A Expired—Same as TBEx except it refers to Timer A.

27. MSR—MODEM/I/O PINS REGISTER



This register holds the status of the Modem input pins (CTS, DCD, DSR, RI). It is the source of interrupts (MSR 0-3) for the MIR bit of GSR. If any of the above inputs change levels the appropriate bit in MODEM STATUS is set. Reading MODEM STATUS will clear the status bits.

DCDC—DCD Complement—Holds the complement of the DCD input pin if programmed as an input in PMD.

DRIC—Holds the complement of the $\overline{\text{RI}}$ input pin if programmed as an input in PMD.

DSRC—DSR Complement—Holds the complement of the DSR input pin if configured as an input in PMD.

CTSC—CTS Complement—Holds the complement of the CTS pin.

DDCD—Delta DCD—Indicates that the DCD input pin has changed state since this register was last read.

DRI—Delta \overline{RI}—Indicates that there was a high-to-low transition on the \overline{RI} input pin since the register was last read.

DDSR—Delta DSR—Indicates that the DSR input pin has changed state since this register was last read.


DCTS—Delta CTS—Indicates that the CTS input pin has changed state since this register was last read.

COMMAND REGISTERS

The command registers are write only; they are used to trigger an operation by the device. Once the operation is started the register is automatically reset. There is a device level register as well as four block command registers. It is recommended that only one command be issued during a write cycle.

loni

28. ICM—INTERNAL COMMAND REGISTER



This register activates the device's general functions.


SRST—Device Software RESET—Causes a total device reset; the effect is identical to the hardware reset (except for strapping options). The reset lasts four clocks and puts the device into the Default Wake-up Mode.

INTA—Interrupt Acknowledge—This command is an explicit acknowledgement of the 82510's interrupt request. It forces the INT pin inactive for two clocks; afterwards, the INT pin may again go active if other enabled interrupts are pending. This command is provided for the Manual Acknowledge mode of the 82510.

StC—Status Clear—Clears the following status registers: RST, MSR, and TMST.

PDM—Power Down—This command forces the device into the power-down mode. Refer to the functional description for details.

29. TCM—TRANSMIT COMMAND REGISTER



This register controls the operation of the Transmit Machine.

FTM—Flush Transmit Machine—Resets the Transmit Machine logic (but not the registers or FIFO) and enables transmission.

FTF-Flush Transmit FIFO-Clears the Tx FIFO.


STA-Start Timer A-This command triggers timer

TxEN—Transmit Enable—Enables Transmission by the Transmit Machine.

TxDi—Transmit Disable—Disables transmission. If transmission is occurring when this command is issued the Tx Machine will complete transmission of the current character before disabling transmission.



30. RCM—RECEIVE COMMAND REGISTER



This register controls the operation of the Rx machine.

RxE—Receive Enable—Enables the reception of characters.

RxDi—Receive Disable—Disables reception of data on RXD pin.


FRM—Flush Receive Machine—Resets the Rx Machine logic (but not registers and FIFOs), enables reception, and unlocks the receive FIFO.

FRF-Flush Receive FIFO-Clears the Rx FIFO.

LRF—Locks Rx FIFO—Disables the write mechanism of the Rx FIFO so that characters subsequently received are not written to the Rx FIFO but are lost. However, reception is not disabled and complete status/event reporting continues. (This command may be used in the uLAN mode to disable loading of characters into the Rx FIFO until an address match is detected.)

ORF—Open (Unlock) Rx FIFO—This command enables or unlocks the write mechanism of the Rx FIFO.

31. TMCR—TIMER CONTROL REGISTER



This register controls the operation of the two 82510 timers. It has no effect when the timers are configured as baud—rate generators. TGA and TGB are not reset after command execution.

TGB—Timer-B Gate—This bit serves as a gate for Timer B operation:

1—enables counting 0—disables counting


TGA—Timer-A Gate—This bit serves as a gate for Timer-A operation:

1—enables counting
0—disables counting

STB—Start Timer B—This command triggers timer B. At terminal count a status bit is set in TMST (TBEx).

STA—Start Timer A—This command triggers timer A. At terminal count a status bit is set in TMST (TAEx).

32. MCR-MODEM CONTROL REGISTER



This register controls the modem output pins. With multi—function pins it affects only the pins configured as general purpose output pins. All the output pins invert the data, i.e. their output will be the complement of the data written into this register.

OUTO—OUTO Output Bit—This bit controls the OUTO pin. The output signal is the complement of this bit.

LCB Loopback Control Bit—This bit puts the 82510 into loopback mode. The particular type of loopback is selected via the IMD register.

OUT2—OUT2 Output Bit—This bit controls the OUT2 pin. The output signal is the complement of this bit.

OUT1—OUT1 Output Bit—This bit controls the OUT1 pin. The output signal is the complement of this bit.


RTS—RTS Output Bit—This bit controls the RTS pin. The output signal is the complement of this bit.

DTR—DTR Output Bit—This bit controls the DTR pin. The output signal is the complement of this bit.

DATA REGISTERS TAG SVE CONTROL OF THE CONTROL OF TH

The data registers hold data or other information and may be accessed at any time.


33. TXD—TRANSMIT DATA REGISTER



This register holds the next data byte to be pushed into the Transmit FIFO. For character formats with more than eight bits of data, or with additional components (S/W Parity, Address Marker Bit) the additional data bits should be written into the TxF regis-

ter. When a byte is written to this register its contents, along with the contents of the TxF register, are pushed to the top of the Transmit FIFO. This register is write only.

34. TXF—TRANSMIT FLAGS REGISTER




This register holds some additional components of the next character to be pushed into the Tx FIFO. The contents of this register are pushed into the Tx FIFO with the Transmit Data register whenever the TxD register is written to by the CPU.

uLAN—uLAN Address Marker Bit—This bit is transmitted in uLAN mode as the address marker bit.

SP—Software Parity Bit—This bit is transmitted in S/W parity mode as the character's parity bit.

D8—Ninth Bit of Data—In nine-bit character length mode this bit is transmitted as the MSB (D8) bit.

35. RXD—RECEIVE DATA REGISTER



This register holds the earliest received character in the Rx FIFO. The character is right justified and leading bits are zeroed. This register is loaded by the Rx Machine with the first received character. Reading the register causes the next register from the Rx FIFO to be loaded into RxD and RxF registers.

Ambient Temperature under Bias	0°C to 70°C
Storage Temperature6	5° to + 150°C
Voltage on any Pin (w.r.t. VSS) -0.5V t	
Voltage on V _{CC} Pin (w.r.t. V _{SS})	0.5V to +7V
Power Dissipation	300 mW

D.C. SPECIFICATIONS

D.C. CHARACTERISTICS (TA = 0° to 70°C Vcc = 5V + 10%)

Symbol	Parameter	Notes	Min	Max	Units
VIL	Input Low Voltage	(1)	-0.5	0.8	nendersted b
VIH	Input High Voltage	(1)mans	2.0	V _{CC} -0.5	ock iVoptiona
Vol	Output Low Voltage	(2), (9)	edivid Isme	0.45	tion XCTIVE
V _{OH}	Output High Voltage	(3), (9)	2.4		V
120.S bns 8.0	Input Leakage Current	(4)	By baud of	±10	μΑ
ILO	3-State Leakage Current	(5)		±10	μΑ
Icc	Power Supply Current	(6)		3.8	mA/MHz
l _{pd}	Power Down Supply	(7)		MOIT 201910	mA
ISTBY SOM	Standby Supply Current	(10)	Paran	500	My2 μA
I _{OHR}	RTS, DTR Strapping Current	ben (11) c0 r	dth—CLK/X	W 100.4	AM TRE
lola (S	RTS, DTR Strapping Current	ani (12) or	LOW Setu	SL RTS/DT	mA mA
C _{in} (S	Input Capacitance	(8) at least	blol10/0.1 5	TO RTS/DT	agt pF
Cio	I/O Capacitance	(8)	10		pF
CXTAL	X1, X2 Load			10	pF

NOTES:

- 1. Does not apply to CLK/X1 pin, when configured as crystal oscillator input (X1).
- $2. @ l_{OL} = 2 mA.$

- 2. @ IoL = 2 IIIA.
 3. @ IoH = -0.4 mA.
 4. 0 < V_{IN} < V_{CC}.
 5. 0.45V < V_{OUT} < (V_{CC} 0.45).
 6. V_{CC} = 5.5V; V_{IL} = 0.5V (max); V_{IH} = V_{CC} 0.5V (min); 35 mA (max); Typical value = 2.5 mA/MHz (Not Tested); Ext
 1X CLK (9 MHz max); I_{OL} = I_{OH} = 0.
- 7. $V_{CC} = 5.5V$; $V_{IL} = GND$; $V_{IH} = V_{CC}$; $I_{OL} = I_{OH} = 0$; device at power down mode, clock running.
- 8. Freq = 1 MHz.
- 9. Does not apply to OUT2/X2 pin, when configured as crystal oscillator output (X2).
- 10. Same as 7, but input clock not running.
- 11. Applies only during hardware reset for clock configuration options. Strapping current for logic HIGH.
- 12. Applies only during hardware reset for clock configuration. Strapping current for logic LOW.



A.C. SPECIFICATIONS

Testing Conditions: all robou englarecome I maidmA

- All AC output parameters are under output load of 20 to 100 pF, unless otherwise specified.
- AC testing inputs are driven at 2.4 for logic '1', and 0.45V for logic '0'. Output timing measurements are made at 1.5V for both a logical '0' and '1'.
 - In the following tables, the units are ns, unless otherwise specified.

System Interface Specification—System Clock Specification:

The 82510 system clock is supplied via the CLK pin or generated by an on-chip crystal oscillator. The clock is optionally divided by two. The CLK parameters are given separately for internal divide-by-two option ACTIVE and INACTIVE.

The system clock (after division by two, if active) must be at least 16X the Tx or Rx baud rate (the faster of the two).

SYSTEM CLOCK SPECIFICATIONS


Symbol	Parameter	Min	Max	Notes
DIVIDE BY	TWO OPTION—ACT	TIVE		
Tcy/2	CLK Period	54	250	(2)
TCLCH	CLK Low Time	25		
TCHCL	CLK High Time	25		
TCH1CH2	CLK Rise Time		10	(1)
TCL2CL1	CLK Fall Time		10	(1)
FXTAL	External Crystal Frequency Rating	4.0	18.432 MHz	
DIVIDE BY	TWO OPTION-INA	CTIVE	ABAH).C. C
Тсу	CLK Period	108	las	mv2
TCLCH	CLK Low Tme	54		
TCHCL	CLK High Time	44	250	-119
TCH1CH2	CLK Rise Time	igni.	15	(1)
TCL2CL1	CLK Fall Time	NO.	15	(1)

NOTES:

- 1. Rise/fall times are measured between 0.8 and 2.0V.
- Tcy in ACTIVE divide by two option is TWICE the input clock period.

RESET SPECIFICATION

Symbol	Parameter (1)	Min	Max	Notes
TRSHL	Reset Width—CLK/X1 Configured to CLK	8 Tcy	ATS, OTA SM	(1)
TTLRSL	RTS/DTR LOW Setup to Reset Inactive	6 Tcy	ATE, OTH Str	(2)
TRSLTX	RTS/DTR Low Hold after Reset Inactive	09011	Tcy - 20	(2)



NOTES

1. In case of CLK/X1 configured as X1, 1 Ms is required to guarantee crystal oscillator wake-up.

2. RTS/DTR are internally driven HIGH during RESET active time. The pin should be either left OPEN or externally driven LOW during RESET according to the required configuration of the system clock. These parameters specify the timing requirements on these pins, in case they are externally driven LOW during RESET.

The maximum spec on TRSLTX requires that the RTS/DTR pins not be forced later than TRSLTX maximum.




READ CYCLE SPECIFICATIONS

Symbol	atoli xsMParameter / talent	sta9 Min Is	Max	Notes
TRLRH	RD Active Width	2 Tcy + 65	TXOY	
TAVRL	Address/CS Setup Time to RD Active	DIJOS 7	HXJXT	
TRHAX	Address/CS Hold Time after RD Inactive	O SCLK H	DOHAT	
TRLDV	Data Out Valid Delay after RD Active	2Tcy + 65	KIHXT	
TCIAD	Command Inactive to Active Delay	Tcy + 15	TXL2X	(1)
TRHDZ	Data Out Float Delay after RD Inactive		40	ST THE ST


NOTE

1. Command refers to either Read or Write signals.



WRITE CYCLE SPECIFICATION

Symbol	Parameter	Min	Max	Notes
TWLWH	WR Active Width	2Tcy + 15		vaar
TAVWL	Address CS Setup Time to WR Active	7 7		паат
TWHAX	Address and CS Hold Time after WR	0		
TDVWH	Data in Setup Time to WR Inactive	90		
TWHDX	Data in Hold Time after WR Inactive	12		



NOTE:

Many of the serial interface pins have more than one function; sometimes the different functions have different timings. In such a case, the timing of each function of a pin is given separately.



SCLK PIN SPECIFICATION—16x CLOCKING MODE

Symbol	Parameter	Min	Max	Notes
Txcy	SCLK Period	216	ritibitV evi	OA OA
TXLXH	SCLK Low Time	93	s/čS Setu	Addres
TXHXL	SCLK High Time	93	s/CS Hold	Addres
TXH1XH2	SCLK Rise Time	R rette ye	ed (15 V)	O ata(1)
TXL2XL1	SCLK Fall Time	to Active	vito 15 bro	moro(1)

NOTE


SCLK PIN SPECIFICATION—1x CLOCK MODE

Symbol	Parameter	Min	Max	Notes
Txcy	SCLK Period	3500		
TXLXH	SCLK Low Time	1650	- 1371,391 (9)	JAVAT
TXHXL	SCLK High Time	1650	GITYAA	-
TXH1XH2	SCLK Rise Time	SOMET IN A	15	(1)
TXL2XL1	SCLK Fall Time	(OL)	15	(1)

NOTE:

RXD SPECIFICATION (1x MODE)

Symbol	Parameter	Min	Max	Notes
TRPW	RXD Setup Time to SCLK High	250	DA HW	HYVJYV
TRPD	RXD Hold Time After SCLK High	250	Address	TAAAN



TXD SPECIFICATION (1x MODE)

Symbol	Parameter	Min	Max	Notes	
TSCLKTXD	TXD Valid Delay after SCLK Low	AV Jen	170	*************	5


REMOTE LOOPBACK SPECIFICATION


Symbol	Parameter	Min	Max	Notes
TRXDTXD	TXD Delay after RXD		170	

^{1.} Rise/fall times are measured between 0.8V and 2.0V.

^{1.} Rise/fall times are measured between 0.8V and 2.0V.










PROTOCOL CONTROLLER

- **CCITT X.25 Compatible**
- **HDLC/SDLC Compatible**
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Synchronous Transfers
- Automatic FCS (CRC) Generation and Checking
- Up to 9.6K Baud with On-Board Phase Locked Loop

- Programmable NRZI Encode/Decode
- Two Programmable Modem Control
- Digital Phase Locked Loop Clock Recovery
- **Minimum CPU Overhead**
- Fully Compatible with 8048/8080/ 8085/8088/8086/80188/80186 CPUs
- Single +5V Supply

The Intel 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/CCITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS 188/186™. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.





A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RE-SPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more than fifteen consecutive ones, the station goes into an IDLE state.

Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the

beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

Frame Characteristics

An important characteristic of a frame is that is contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system-it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true full-duplex nature of the HDLC/SDLC protocols.

In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modern, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.



References states (%) CAJE tid trigle gaininged currences and a zero, an alght bit ADDM sero, and a zero, a zero,

IBM Synchronous Data Link Control General Information, IBM, GA27-3093-1.

Standard Network Access Protocol Specification, DATAPAC, Trans-Canada Telephone System CCG111

Recommendation X.25 ISO/CCITT March 2, 1976.

IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA 27-3098-0

Guidebook to Data Communciations, Training Manual, Hewlett-Packard 5955-1715

IBM Introduction to Teleprocessing, IBM, GC 20-8095-02

System Network Architecture, Technical Overview, IBM, GA 27-3102

System Network Architecture Format and Protocol, IBM GA 27-3112

	3 (F)
01111110 8 BITS 8 BITS VARIABLE LENGTH (ONLY IN 1 FRAMES) 16 BITS 01111	1110

Figure 3. Frame Format

Table 1. Pin Description

Symbol	Pin No.	Туре	protocols are speed independent reducing inter- connect hardware could b notional Dns amaN collection scheme Checloword (CRC)
Vcc	40	Comman	POWER SUPPLY: +5V Supply.
GND	20	a irise ari	GROUND: Ground.
RESET	d in pror	PER III REMEDIATION	RESET: A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY.
CS with xalo	24	ideal a Diesic	CHIP SELECT: The RD and WR inputs are enabled by the chip select input.
DB ₀ -DB ₇	12-19	1/0	DATA BUS: The Data Bus lines are bidirectional three-state lines which interface with the system Data Bus.
WR elqub Nan ra	01 or SDLC or	I Se HDLC	WRITE INPUT: The Write signal is used to control the transfer of either a command or data from CPU to the 8273.
RD	banglaab	a compapi i primenty	READ INPUT: The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU.
TxINT que e	id xl.2lo.e ns seviesn	t vcoreni	TRANSMITTER INTERRUPT: The Transmitter interrupt signal indicates that the transmitter logic requires service.
RxINT	11 eni fid-ore	0	RECEIVER INTERRUPT: The Receiver interrupt signal indicates that the Receiver logic requires service.
TxDRQ	ore 601-m ditagmos	ne opton	TRANSMITTER DATA REQUEST: Requests a transfer of data between memory and the 8273 for a transmit operation.
RxRDQ	the MRZI	0	RECEIVER DMA REQUEST: Requests a transfer of data between the 8273 and memory for a receive operation.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Mame and Function
TXDACK	nd Zovs Interrupt o exemum lin	ilexi) le, a ransfers, aflows m	TRANSMITTER DMA ACKNOWLEDGE: The Transmitter DMA acknowledge signal notifies the 8273 that the TxDMA cycle has been granted.
RxDACK	ed 7es b	ation folia	RECEIVER DMA ACKNOWLEDGE: The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.
A ₀ -A ₁	21-22	metqi xT	ADDRESS: These two lines are CPU Interface Register Select lines.
TxD	be 29 and	0	TRANSMITTER DATA: This line transmits the serial data to the communication channel.
TxC	28	the OPU	TRANSMITTER CLOCK: The transmitter clock is used to synchronize the transmit data.
RxD	26	A ATO si	RECEIVER DATA: This line receives serial data from the communication channel.
RxC	27	on to at	RECEIVER CLOCK: The Receiver Clock is used to synchronize the receive data.
32X CLK	25 000 300000	8249 F/ register fx/DACKU	32X CLOCK: The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used.)
Parameter Perameter Result	23	0	DIGITAL PHASE LOCKED LOOP: Digital Phase Locked Loop output can be tied to RxC and/or TxC when 1X clock is not available. DPLL is used with 32X CLK.
FLAG DET	0 1 0 1 0 0	0	FLAG DETECT: Flag Detect signals that a flag (01111110) has been received by an active receiver.
RTS	35	0	REQUEST TO SEND: Request to Send signals that the 8273 is ready to transmit data.
CTS	30	Ь	CLEAR TO SEND: Clear to Send signals that the modem is ready to accept data from the 8273.
CD	31	, 1	CARRIER DETECT: Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.
PA ₂₋₄	32-34	1.	GENERAL PURPOSE INPUT PORTS: The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.
PB ₁₋₄	36-39	0	GENERAL PURPOSE OUTPUT PORTS: The CPU can write these output lines through Data Bus Buffer.
CLK	3	1	CLOCK: A square wave TTL clock.



FUNCTIONAL DESCRIPTION CPU Interface

General

The Intel 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications.

In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zero-bit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit. The 8273 recognizes and can generate flags (01111110) Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

The CPU interface is optimized for the MCS-80/ 85TM bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via CIA, A1, A0, RD and WR signals and two independent data registers for receive data and transmit data. A₁, A₀ are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the RD and WR signals may be driven by the 8228 I/OR and I/OW. The table shows the seven register select decoding:

A ₁	A ₀	TXDACK	RXDACK	CS	RD	WR	Register
0	0	notused	1	0	1	0	Command
0	0	DIGITAL	10	0	0	1	Status
0	de	cart be b	1	0	1	0	Parameter
0	90	tiw been	1	0	0	1	Result
1	0	o plus	10	0	1	0	Reset
1	0	rectived	1	0	0	1	TxINT Result
1	1	REDUE	1	0	1	0	978
1	1	1	1	0	0	1	RxINT Result
X	X	0	1	1	1	0	Transmit Data
X	X	BAGLO	0	1	0	1	Receive Data




Figure 4, 8273 Block Diagram Showing CPU Interface Functions

Register Description

COMMAND

Operations are initiated by writing an appropriate command in the Command Register.

PARAMETER

Parameters of commands that require additioal information are written to this register.

RESULT

Contains an immediate result describing an outcome of an executed command.

TRANSMIT INTERRUPT RESULT

Contains the outcome of 8273 transmit operation (good/bad completion).

RECEIVE INTERRUPT RESULT

Contains the outcome of 8273 receive operation (good/bad completion), followed by additional results which detail the reason for interrupt.

STATUS

The status register reflects the state of the 8273 CPU Interface.

DMA Data Transfers

The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

TxDRQ: TRANSMIT DMA REQUEST

Requests a transfer of data between memory and the 8273 for a transmit operation.

TXDACK: TRANSMIT DMA ACKNOWLEDGE

The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted. It is also used with WR to transfer data to the 8273 in non-DMA mode. Note: RD must not be asserted while TxDACK is active.

RXDRQ: RECEIVE DMA REQUEST

Requests a transfer of data between the 8273 and memory for a receive operation.

RXDACK: RECEIVE DMA ACKNOWLEDGE

The RxDACK signal notifies the 8273 that a receive DMA cycle has been granted. It is also used with RD to read data from the 8273 in non-DMA mode. Note: WR must not be asserted while RxDACK is active.

RD, WR: READ, WRITE

The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data blocks lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST. DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by status word.

Modem Interface


The 8273 Modem interface provides both dedicated and user defined modem control functions. All the control signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic CTS, CD monitoring and RTS generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.

It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when $\overline{\text{CTS}}$ (Pin 30) is a physical zero (logical one).



PORT A - INPUT PORT


During operation, the 8273 interrogates input pins CTS (Clear to Send) and CD (Carrier Detect). CTS is used to condition the start of a transmission. If during transmission CTS is lost the 8273 generates an interrupt. During reception, if CD is lost, the 8273 generates an interrupt.



The user defined input bits correspond to the 8273 PA₄, PA₃ and PA₂ pins. The 8273 does not interrogate or manipulate these bits.

PORT B - OUTPUT PORT

During normal operation, if the CPU sets RTS active, the 8273 will not change this pin; however, if the CPU sets RTS inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.



The user defined output bits correspond to the state of PB₄-PB₁ pins. The 8273 does not interrogate or manipulate these bits.

Serial Data Logic

The Serial data is synchronized by the user transmit (TxC) and receive (RxC) clocks. The leading edge of TxC generates new transmit data and the trailing edge of RxC is used to capture receive data. The NRZI encoding/decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect sample timing by the external circuitry. The user may select to substitute the $\overline{\text{TxC}}$ pin for the $\overline{\text{RxC}}$ input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of $\overline{\text{TxC}}$ and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.

ASYNCHRONOUS MODE INTERFACE

Although the 8273 is fully compatible with the HDLC/SDLC communication line protocols, which are primarily designed for sychronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission guarantees that within a frame, data transitions will occur at least every five bit times—the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.






Figure 5. 8273 Block Diagram Showing Control Logic Functions




Figure 6. Transmit/Receive Timing




DIGITAL PHASE LOCKED LOOP

In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this 32X CLK and the 8273 DPLL supplies a sample pulse nomminally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the 32X CLK, these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in


quadrant A1, it is apparent that the \overline{DPLL} sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at T = $(T_{nominal} - 2 \text{ counts}) = 30 \text{ counts}$ of the $\overline{32X}$ CLK to move the sample pulse "B" toward the nominal center of the next bit cell. A data edge occuring in quadrant B1 would cause a smaller adjustment of phase with T = 31 counts of the $\overline{32X}$ CLK. Using this technique the \overline{DPLL} pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.






SYNCHRONOUS MODEM—DUPLEX OR HALF DUPLEX OPERATION



ASYNCHRONOUS MODES—DUPLEX OR HALF DUPLEX OPERATION



ASYNCHRONOUS—NO MODEMS—DUPLEX OR HALF DUPLEX



ingt I

The DPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any sec-

frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The DPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.





Figure 8. SDLC Loop Application



PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85 $^{\rm TM}$ system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, pins while the A₁, A₀ select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:



The Command Place

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

STATUS REGISTER

The status register contains the status of the 8273 activity. The description is as follows.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CBSY	CBF	CPBF	CRBF	RXINT	TXINT	RxIRA	TxIRA	

Bit 7 CBSY (Command Busy)

Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.




Figure 9. Command Phase Flowchart

Bit 6 CBF (Command Buffer Full)

Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.

Bit 5 CPBF (Command Parameter Buffer Full)

CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.



Bit 4 CRBF (Command Result Buffer Full)

Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.

Bit 3 RxINT (Receiver Interrupt)

RxINT indicates that the receiver requires CPU attention. It is identical to RxINT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

Bit 2 TxINT (Transmitter Interrupt)

The TxINT indicates that the transmitter requires CPU attention. It is identical to TxINT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

Bit 1 RxIRA (Receiver Interrupt Result Available)

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxINT register. It is reset after the CPU has read the RxINT register.

Bit 0 TxIRA (Transmitter Interrupt Result Available)

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxINT register. It is reset when the CPU has read the TxINT register.

THE EXECUTION PHASE

Upon accepting the last parameter, the 8273 enters into the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is eliminated in this phase if the system utilizes DMA for the data transfers, otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxINT and RxINT pins, for each data byte request.

THE RESULT PHASE DEDIVOTO IS THE SECOND

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated by:

- 1. The successful completion of an operation
- 2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:

- 1. An Immediate Result
- 2. A Non-Immediate Result




Figure 10. Rx Interrupt Result Byte Format




Figure 11. Tx Interrupt Result Byte Format

Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information (CTS, CD, RTS, etc.) that the network software needs to make quick operational decisions.


A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register; all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register TxI/R or Rx Interrupt Result Register RxI/R. The result may consist of a one-byte interrupt code indicating the condition for the

interrupt and, if required, one or more bytes which detail the condition.

Tx and Rx Interrupt Result Registers

The Result Registers have a result code, the three high order bits $D_7 - D_5$ of which are set to zero for all but the receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.

All results indicated in the command summary must be read during the result phase.






Figure 12. Result Phase Flowchart—Interrupt Results May Done seemble O. ICIH






Figure 13. (Rx Interrupt Service)

DETAILED COMMAND DESCRIPTION

General

The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These framelevel commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

HDLC Implementation

HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications., Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode

Initialization Set/Reset Commands

These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask).

SET ONE-BIT DELAY (CMD CODE A4)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	1	0	0	1	0	0
PAR:	0	1	1	0	0	0	0	0	0	0



When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

RESET ONE-BIT DELAY (CMD CODE 64)

.vietsi					1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		D ₃			D ₀
CMD:	0	0	0	ones	1	0	0	1	0	0
PAR:	0	1	0	1	1	1	1	1	1.	1

The 8273 stops the one bit delayed retransmission mode.

SET DATA TRANSFER MODE (CMD CODE 97)

		A ₀							D ₁	D ₀
CMD:	0	0	1	0	0	1	0	1	1	1
PAR:	0	e 1 0	0	80	0	0	0	0	0	1


When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

RESET DATA TRANSFER MODE (CMD CODE

/										
	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	0	1	0	1	1	1
PAR:	0	1	1	1	1	1	1	1	1	0

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.

SET OPERATING MODE (CMD CODE 91)



210479-34

RESET OPERATING MODE (CMD CODE 51)

				D ₆			Contract Con			
CMD:	0	0	0	1	0	1	0	0	0	1
PAR:	0	1	1	1	120	>				

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

(D5) HDLC MODE

In HDLC mode, a bit sequence of seven ones (01111111) is interpreted as as an abort character. Otherwise, eight ones (011111111) signal an abort.

(D4) EOP INTERRUPT MODE

In EOP interrupt mode, an interrupt is generated whenever an EOP character (01111111) is detected by an active receiver. This mode is useful for the implementation of an SDLC loop controller in detecting the end of a message stream after a loop poll.

(D3) TRANSMITTER EARLY INTERRUPT MODE (Tx)


The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

NOTE:

In buffered mode, if a supervisory frame (no Information) Transmit command is sent in response to an early Transmit Interrupt, the 8273 will repeatedly transmit the same supervisory frame with one flag in between, until a non-supervisory transmit is issued.

Early transmitter interrupt can be used in buffered mode by waiting for a transmit complete interrupt instead of early Transmit Interrupt before issuing a transmit frame command for a supervisory frame. See Figure 14.





terrupt. When set, 421 arupt lis generated when the last data character has been passed to the

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

(D2) BUFFERED MODE

If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

(D1) PREFRAME SYNC MODE

If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame.

To guarantee sixteen line transitions, the 8273 sends two bytes of data $(00)_H$ if NRZI is set or data $(55)_H$ if NRZI is not set.

(D0) FLAG STREAM MODE


If this bit is set to a one, the following table outlines the operation of the transmitter.

Transmitter State	VALSE Action Takes
dle Da Da Da Da Bl	Send Flags Immediately.
Transmit or Transmit Transparent Active	Send Flags After the Transmission Complete
Loop Transmit Active	Ignore Command.
1 Bit Delay Active	Ignore Command.

If this bit is reset to zero the following table outlines the operation of the transmitter

Transmitter State	Action
IDLE	Sends Idles on Next Character boundary.
Transmit or Transmit- Transparent Active	Send Idles after the Transmission is Complete.
Loop Transmit Active	Ignore Command.
1 Bit Delay Active	Ignore Command.

SET SERIAL I/O MODE (CMD CODE A0)



RESET SERIAL I/O MODE (CMD CODE 60)

This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	1	0	0	0	0	0
PAR:	0	1	1	1	1	1	1	100		N WALL

(D2) LOOP BACK

If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.



(D1) TxC -> RxC100 (MO) 318A8IG 3VI309R

If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

(D0) NRZI MODE

If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

Reset Device Command

		A ₀			40-					
TMR:	1	0	0	0	0	0	0	0	0	1
TMR:	1.	0	0	0	0	0	0	0	0	0

An 8273 reset command is executed by outputting a $(01)_H$ followed by $(00)_H$ to the reset register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset

- The modem control signals are forced high (inactive level).
- 2) The 8273 status register flags are cleared.
- Any commands in progress are terminated immediately.
- 4) The 8273 enters an idle state until the next command is issued.
- The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
- The device assumes a non-loop SDLC terminal role.

Receive Commands

The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

GENERAL RECEIVE (CMD CODE CO)

General receive is a receive mode in which frames are received regardless of the contents of the address field.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
CMD:	0	0	10	13	0	0	0	0	0	0		
PAR:			OF	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)								
PAR:	ribte	15.75 TO 1	MOST SIGNIFICANT BYTE OF RECEIVE									

NOTES:

- If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
- 2. If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
- 3. The frame check sequence (FCS) is not transferred to memory.
- 4. Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
- 5. In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
- The 8273 receive is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
- 7. The intervening ABORT character between a final flag and an IDLE does not generate an interrupt.
- 8. If an ABORT Character is not preceded by a flag and is followed by an IDLE, an interrupt will be generated for the ABORT followed by an IDLE interrupt one character time later. The reception of an ABORT will disable the receiver.

CME

PAR

PAR

PAR:

PAR:

0

RECEIVE DISABLE (CMD CODE 5) - DXT (NO

								300			
	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Terminates a
D:	0	0	brts.	.61/18	0	0	0	0	0	F1	-ton at tA ₁ (th
?:	0	1	LEA	AST	SIGN	IIFIC	ANT	BY	TE VI	1097	CMD: 0
		(00		THE				0)		изо	PAR: NON
	10	10000	OF		EIVE	elb				Gene ane r	Transmit of the 8273
	1 167	1 94		1111111	93 199	1		A 1	00/1		

RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)

MATCH FIELD TWO (A2)

RECEIVE FRAME ADDRESS

Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

SELECTIVE RECEIVE (CMD CODE C1)

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

SELECTIVE LOOP RECEIVE (CMD CODE C2)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
CMD:	0	0	01)	1	0	0	0	0	it 1so	0		
PAR:	0	0	OF	THE FFEF	REC	CEIVI	ol III.		ems ber	lerre 4. Fr gnor modi		
PAR:	SERVIE	.b	OF	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)								
PAR:	0	ortT	RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)									
PAR:	0	ed ¹ is		CEIV					SS	7. Ti		

Selective loop receive operates like selective receive except that the transmitter is placed in flag stream mode automatically after detecting an EOP (01111111) following a valid received frame. The one bit delay mode is also reset at the end of a selective loop receive.

Terminates an active receive command immediately.

A₁ A₀ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

CMD: 0 0 1 1 0 0 0 1 0 1

PAR: NONE

Transmit Commands

The 8273 supports three transmit commands: Transmit Frame, Loop Transmit, Transmit Transparent.

TRANSMIT FRAME (CMD CODE C8)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	0	0	0	
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)								
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)								
PAR:	0	1	ADDRESS FIELD OF TRANSMIT FRAME (A)								
PAR:	0	10 10 10	CONTROL FIELD OF TRANSMIT FRAME (C)								

Transmits one frame including: initial flag, frame check sequence, and the final flag.

If the buffered mode is specified, the L0, L1, frame length provides as a parameter is the length of the information field and the address and control fields must be input.

In unbuffered mode the frame length provided must be the length of the information field plus two and the address and control fields must be the first two bytes of data. Thus only the frame length bytes are required as parameters.

intel

LOOP TRANSMIT (CMD CODE CA)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	Phic	98	0	0	equa	0	10	0
PAR:	0	1 88 3			SIGN		7 73.5 6		EO	F 838
PAR:	0	er 1 te			IGN			-	E OF	This rese
PAR:	0	1	Branch War	ORE		IELC	OF	TRA	NSM	IIT ONE
PAR:	0	1 3		NTR	100000000000000000000000000000000000000	IELC	OF	TRA	NSN	IIT

Transmits one frame in the same manner as the transmit frame command except:

- If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
- If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode
- At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

TRANSMIT TRANSPARENT (CMD CODED C9)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
CMD:	0	0	1	1	0	0	1	0	0	1		
PAR:	0	1		LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)								
PAR:	0	1	W. 10. 10. 10. 10.				ANT		E OF			

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

Abort Transmit Commands

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

ABORT TRANSMIT FRAME (CMD CODE CC)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	1	1	0	0

PAR: NONE

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

ABORT LOOP TRANSMIT (CMD CODE CE)

		A ₀								
CMD:	0	0	1	1	0	0	1	1	1	0
PAR:	NO	NE		70	area o	SAJE!				

After a flag is transmitted the transmitter reverts to one bit delay mode.

ABORT TRANSMIT TRANSPARENT (CMD CODE CD)

										D ₀
CMD:	0	0	THE	140	0	0	918	aqu	0	1
PAR-	NO	NE	ate	g an	t of	hanne	12000	mers se	ld a	port

The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Modem Control Commands

The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

READ PORT A (CMD CODE 22)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	0	0	0	rita	0
DAR.	NO	NE	9		191/	legge	9 00	ols:	ectiv	Sel

READ PORT B (CMD CODE 23)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	0	0	0	1	1
PAR:	NO	NE	7				7 1500		The	an.

SET PORT B BITS (CMD CODE A3)

This command allows user defined Port B pins to be set



(D₅) FLAG DETECT

This bit can be used to set the flag detect pin. However, it will be reset when the next flag is detected.

(D4-D1) USER DEFINED OUTPUTS

These bits correspond to the state of the PB₄-PB₁ output pins.

(D₀) REQUEST TO SEND

This is a dedicted 8273 modem control signal, and reflects the same logical state of RTS pin.

RESET PORT B BITS (CMD CODE 63)

This command allows Port B user defined bits to be reset.



This command allows Port B (D_4-D_1) user defined bits to be reset. These bits correspond to Output Port pins (PB_4-PB_1) .

8273 Command Summary

Command Description	Command HEX	Parameter	Results	Result Port	Completion Interrupt
Set One Bit Delay	A4	Set Mask	None		No
Reset One Bit Delay	64	Reset Mask	None	BRIAGENIA	No
Set Data Transfer Mode	97	Set Mask	None	9Q_7Q	No
Reset Data Transfer Mode	9 to 2571 of T	Reset Mask	None		No
Set Operating Mode	91	Set Mask	None	LEASIS	No
Reset Operating Mode	cres 51sarl ta	Reset Mask	None	10.3004	No
Set Serial I/O Mode	A0	Set Mask	None (LINHTONE	LEMAHA	No
Reset Serial I/O Mode	60	Reset Mask	None		No
General Receive	CO A	B0, B1	RIC,R0,R1,(A,C)(2)	RXI/R	Yes
Selective Receive	C1 0	B0,B1,A1,A2	RIC,R0,R1,(A,C)(2)	RXI/R	Yes on
Selective Loop Receive	C2	B0,B1,A1,A2	RIC,R0,R1,(A,C)(2)	RXI/R	Yes
Receive Disable	C5	None	None shasan	no'2_tim	No
Transmit Frame	C8 C8	L0,L1,(A,C)(1)	TIC ose to bettogo	TXI/R	Yes a
Loop Transmit	CA	L0,L1,(A,C)(1)	TIC DESIGNO TIONS	TXI/R	Yes
Transmit Transparent	C9	LO,L1	TIC	TXI/R	Yes
Abort Transmit Frame	CC	None	(TICHOO OMO) IN	TXI/R	Yes

intel

8273 Command Summary (Continued)

Command Description	Command HEX	Parameter	Results	Result Port	Completion Interrupt
Abort Loop Transmit	CE	None	TIC	TXI/R	Yes
Abort Transmit Transparent	CD	None	TIC	TXI/R	Yes
Read Port A	22	None	Port Value	Result	No are
Read Port B	23	None	Port Value	Result	No
Set Port B Bit	A3	Set Mask	None	_	No
Reset Port B Bit	63	Reset Mask	None	-	No

NOTES:

- 1. Issued only when in buffered mode.
- 2. Read as results only in buffered mode.

8273 Command Summary Key

- **B0** Least significant byte of the receiver buffer er length.
- **B1** Most significant byte of the receive buffer length.
- Lo— Least significant byte of the Tx frame length.
- L1— Most significant byte of the Tx frame length.
- A1- Receive frame address match field one.
- A2- Receive frame address match field two.
- A— Address field of received frame. If nonbuffered mode is specified, this result is not provided.

- C— Control field of received frame. If nonbuffered mode is specified this result is not provided.
- RXI/R- Receive interrupt result register.
- TXI/R- Transmit interrupt result register.
 - R0— Least significant byte of the length of the frame received.
 - R1— Most significant byte of the length of the frame received.
 - RIC- Receiver interrupt result code.
 - TIC- Transmitter interrupt result code.




Figure 15. Typical Frame Reception

NOTE:

In order to ensure proper operation to the maximum baud rate, Receive commands or Read/Write Port commands should be written only when either the transmitter or the receiver is inactive. In full duplex systems, it is recommended that these commands be issued after servicing a transmitter interrupt but before a new transmit command is issued. When operating in full Duplex (active transmitter or receiver) with commands, the maximum data rate decreases to 49K Baud.




Figure 16a. Typical Frame Transmission, Buffered Mode




Figure 16b. Typical Frame Transmission, Non-Buffered Mode






Figure 17. 8273 System Diagram

WAVEFORMS

COMMAND PHASE




Table 2. Command Phase Timing (Full Duplex)

Symbol	Timing Parameter	Buff	fered	Non-Bu	ıffered	Unit
Cymbol	kan or car or	Min	Max	Min	Max	Onne
T1	Between Command & First Parameter	13	756	13	857	tcy
T2	Between Consecutive Parameters	10	604	10	705	tcy
Т3	Command Parameter Buffer Full Bit Reset after Parmeter Loaded	10	604	10	705	tcy
T4	Command Busy Bit Reset after Last Parameter	128	702	128	803	tcy
T5	CPBF Bit Reset after Last Parameter	10	604	10	705	tcy





RECEIVER INTERRUPT




Table 3. Receiver Interrupt Result Timing

Symbol	Timing Parameter (Clock Cycles)	Buff	ered	Non-B	Unit	
Symbol	Tilling Farameter (Olock Cycles)	Min	Max	Min	Max	Office
T1	RxIRA Bit Set after RIC Read	18	29	18	29	tcy
T2	RxINT Goes Away after Last Int. Result Read	16	27	16	27	tcy

TRANSMIT INTERRUPT




Table 4. Transmit Interrupt Result

Symbol		Timing (C	Clock Cycl	e) -	Buffered		Non-Buffered		Unit	
minU -	baroli	Timing (c	JIOCK CYCI	7/46	Min	Max	Min	Max	Symbol	
T1	TXIN	Γ Inactive af	ter Int. Res	ults Read	13	353	13	454	tcy	
Abi	100		867	100	Jenemene,	17611 1 200	nemmod ne	ewie I		
			604				and Parame after Parmet			



Ambient Temperature Under Bia	as0°C to 70°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin With Respect to Ground	0.5V to +7V
Power Dissination	1 Watt

ABSOLUTE MAXIMUM RATINGS* *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS 8273 (TA = 0°C to 70°C, Vcc = +5.0V ±5%)

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	٧	TOF Outgot Float Delay
VIH	Input High Voltage	2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage	00	0.45	٧	I _{OL} = 2.0 mA for Data Bus Pins I _{OL} = 1.0 mA for Output Port Pins I _{OL} = 1.6 mA for All Other Pins
VOH	Output High Voltage	2.4		٧	$I_{OH} = -200 \mu A$ for Data Bus Pins $I_{OH} = -100 \mu A$ for All Other Pins
I _I L _{ogradith}	Input Load Current	w-m28	±10	μΑ	V _{IN} = V _{CC} to 0V
IOFL	Output Leakage Current		±10	μА	$V_{OUT} = V_{CC}$ to 0.45V
Icc	V _{CC} Supply Current		180	mA	report block to block

CAPACITANCE 8273 (TA = 25°C, VCC = GND = 0V)

Symbol	Parameter	Min	Тур	Max .	Unit	Test Conditions
CIN	Input Capacitance		25	10	pFe x	Act _c = 1 MHz
C _{1/O}	I/O Capacitance		. 25	20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5.0V ±5%)

CLOCK TIMING (8273)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{CY}	Clock	250		1000	ns	64K Baud Max
tCL	Clock Low	120	1188		ns	Operating Rate
tch	Clock High	120	3.0		ns	



A.C. CHARACTERISTICS 8273 (T_A = 0°C to 70°C, V_{CC} = ±5.0V ± 5%) MAIN STULIOSSA READ CYCLE

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AC}	Select Setup to RD	0	Vt+ ot V	3.0-ns	(Note 2) man of manager
tCA	Select Hold from RD	0	_ 11 Watt	ns	(Note 2) notinglesid news
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	Data Delay from Address	079°C, Vc	300	ns	(Note 2)
t _{RD}	Data Delay from RD	Kell	200	ns	C _L = 150 pF, (Note 2)
t _{DF}	Output Float Delay	208.0	100	ns	C _L = 20 pF For Minimum; 150 pF for Maximum
t _{DC}	DACK Setup to RD	25		ns	Daniel Control of the
top nog iu	DACK Hold from RD	25		ns	
t _{KD}	Data Delay from DACK		300	ns	

WRITE CYCLE

Symbol	Parameter	Min	Max	Unit	Test	Conditions
t _{AC}	Select Setup to WR	0		ns	sel auqu	9 190
t _{CA}	Select Hold from WR	0		ns	Addne bo	A 001
tww	WR Pulse Width	250		ns		
t _{DW}	Data Setup to WR	(V150 OV	D = OOV A	ns es	ACE 82	APACITAL
two	Data Hold from WR	0	nitri	ns	IB9	Symbol
toc same	DACK Setup to WR	25		eo nso so s	Input C	CIN
tcp	DACK Hold from WR	25		ns	I/O Ca	CI/O

DMA

Symbol	Parameter V0.8+ =	Min	Max A	Unit	Test Conditions
tca	Request Hold from WR or RD (for Non-Burst Mode)		200	ns	SLOCK TIMING (8273)

OTHER TIMING

Symbol	Parameter	Min	Max	Unit Test Condition	
trstw	Reset Pulse Width	10	120	tcy	TCH CIO
tr	Input Signal Rise Time		20	ns	
tf	Input Signal Fall Time		20	ns	
t _{RSTS}	Reset to First IOWR	2		tcy	
t _{CY32}	32X Clock Cycle Time	13.02×t _{CY}		ns	A SERVICE REPORTED IN
t _{CL32}	32X Clock Low Time	4×t _{CY}		ns	
t _{CH32}	32X Clock High Time	4×t _{CY}		ns	
t _{DPLL}	DPLL Output Low	1×t _{CY} -50	Inica ita	ns	



A.C. CHARACTERISTICS 8273 ($T_A = 0^{\circ}$ C to 70° C, $V_{CC} = +5.0V \pm 5\%$) (Continued)


OTHER TIMING (Continued)

Symbol	Parameter	Min	Max	Unit	Test Conditions	
t _{DCL}	Data Clock Low	1×t _{CY} -50		ns	NOAGE NOAG	
t _{DCH}	Data Clock High	2×t _{CY}	100	ns	The second second	
tDCY	Data Clock	62.5×t _{CY}	are only reconstruction and	ns	(Note 3)	
t _{TD}	Transmit Data Delay		200	ns	RW	
t _{DS}	Data Setup Time	200		ns		
t _{DH}	Data Hold Time	100		ns	DATA BUS	
t _{FLD}	FLAG DET Output Low	8×t _{CY} ± 50		ns		

1. All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V; Output "1" at 2.0V, "0" at 0.8V.


2. t_{AD}, t_{RD}, t_{AC}, and t_{CA} are not concurrent specs.
3. If receive commands or Read/Write Port commands are issued while both the transmitter and receiver are active, this specification will be 81.5 T_{CY} min.

A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. Testing: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0".

A.C. TESTING LOAD CIRCUIT




WAVEFORMS


READ




WAVEFORMS (Continued) + VO.2+ .= 50V. 2007 of 20 = AT) ETSS 20172193TOARAMO .O.A









TRANSMIT






WAVEFORMS (Continued)





FLAG DETECT OUTPUT





8274 MULTI-PROTOCOL SERIAL CONTROLLER (MPSC)

- Asynchronous, Byte Synchronous and Bit Synchronous Operation
- Two Independent Full Duplex Transmitters and Receivers
- Fully Compatible with 8048, 8051, 8085, 8088, 8086, 80188 and 80186 CPU's; 8257 and 8237 DMA Controllers; and 8089 I/O Proc.
- 4 Independent DMA Channels
- Baud Rate: DC to 880K Baud
- Asynchronous:
 - -5-8 Bit Character; Odd, Even, or No Parity; 1, 1.5 or 2 Stop Bits
 - Error Detection: Framing, Overrun, and Parity

- **■** Byte Synchronous:
 - Character Synchronization, Int. or Ext.
 - One or Two Sync Characters
 - Automatic CRC Generation and Checking (CRC-16)
 - IBM Bisync Compatible
- **Bit Synchronous:**
 - SDLC/HDLC Flag Generation and Recognition
 - 8 Bit Address Recognition
 - Automatic Zero Bit Insertion and Deletion
 - Automatic CRC Generation and Checking (CCITT-16)
 - CCITT X.25 Compatible
- Available in EXPRESS and Military

The Intel 8274 Multi-Protocol Series Controller (MPSC) is designed to interface High Speed Communications Lines using Asynchronous, IBM Bisync, and SDLC/HDLC protocol to Intel microcomputer systems. It can be interfaced with Intel's MCS-48, -85, -51; iAPX-86, -88, -186 and -188 families, the 8237 DMA Controller, or the 8089 I/O Processor in polled, interrupt driven, or DMA driven modes of operation.

The MPSC is a 40 pin device fabricated using Intel's High Performance HMOS Technology.




Figure 1. Block Diagram



Table 1. Pin Description

Symbol	Pin No.	Туре	Name and Function			
CLK AAN	RETTHER	NEL BI/TRAI	CLOCK: System clock, TTL compatible.			
RESET earlies Some fixed and Alleman			RESET: A low signal on this pin will force the MPSC to an idle state. TxD _A and TxD _B are forced high. The modem interface output signals are forced high. The MPSC will remain idle until the control registers are initialized. Reset must be true for one complete CLK cycle.			
CD _A	3 6771	ine sop henna	CARRIER DETECT (CHANNEL A): This interface signal is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD _A line. If the auto enable control is set the 8274 will not enable the serial receiver until CD _A has been activated.			
RxC _B	4 ,		RECEIVE CLOCK (CHANNEL B): The serial data are shifted into the Receive Data input (RxD _B) on the rising edge of the Receive Clock.			
CD _B	5 Ini shti :(A	Nupply ID (CHANNE)	CARRIER DETECT (CHANNEL B): This interface signal is supplied by the modem to indicated that a data carrier signal has been detected and that a valid data signal is present on the RxD _B line. If the auto enable control is set the 8274 will not enable the serial receiver until CD _B has been activated.			
I not transmit eral purpose	smit data tr the 8274 wh activated.	mitted to train control is set, CTS has been SEMD (CHAN)	CLEAR TO SEND (CHANNEL B): This interface signal is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit data. In addition, if the auto enable control is set, the 8274 will not transmit data bytes until CTS has been activated.			
TxC _{Bondonyes} ent line (f	of is Cast in the second in th	ny used to stell hen the PTS t il does not go note.	TRANSMIT CLOCK (CHANNEL B): The serial data are shifted out from the Transmit Data output (TxD _B) on the falling edge of the Transmit Clock.			
TxD _B	iq sin8 (A.)	TA (CPANNE	TRANSMIT DATA (CHANNEL B): This pin transmits serial data to the communications channel (Channel B).			
RxD _B	9 EndTyA 13	I OCK (CHANN	RECEIVE DATA (CHANNEL B): This pin receives serial data from the communications channel (Channel B).			
SYNDET _B /RTS _B and refer the property of th		Ile OVI small to Transmit O SX (CHANNE Receive Data sive Clock	SYNCHRONOUS DETECTION (CHANNEL B): This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating Flag detection. In asynchronous mode			
L A); This pin or an internal	s charteni (C N (CHANNIE lode as eith	A (CHANNEL Ommunication IS DETECTIO Ynchronous n	it is a general purpose input (Channel B). REQUEST TO SEND (CHANNEL B): General purpose output, generally used to signal that Channel B is ready to send data. When the RTS bit is reset in asynchronous mode, the signal does not go inactive (High) until the			
external .	dans to force. LC mode, th	put) or as a m (input). In SD	transmitter is empty. SYNDET _B or RTS _B selection is done by WR2; D7. (Channel A).			



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
	in will force are forced in Is are forced	o cloco TTL constant on this part of TxDe on the part of TxDe or output signs on idle until the	REQUEST (CHANNEL A): In mode 0 this pin is RDY _B and is used to synchronize data transfers between the processor and the MPSC (Channel B). In modes 1 and 2 this pin is TXPBO, and is used by the Channel A
DB7	12	1/0	DATA BUS: The Data Bus lines are bidirectional three state lines which interface with the system's Data Bus.
DB6	terit13 soibr	e modem to ii	is supplied by til
DB5	14	detected and	leed and legge
DB4	15 8 9	not enable th	set the 8274 wil
DB3	16	.000	synda nega asn
DB2	17	A (Uranamera) Receive Data	PIXOS 4 RECEIVE CEO
DB1	18	eive Clock.	edge of the Rei
DB0	19	ииано) то	CD _B CARRIER DETE
GND	20	bris betoeleb	GROUND.
V _{CC} lostnoo e	40	(xDg line. If the	POWER: +5V Supply
t/computer .	s of sar oqua	ID (CHANNE) e modern in n tales that the mitted to tran	signal CTS indicates that the data ferminal/combiller
RTS _A enal data are entho (aCXT)	EL B): The		
TxD _A manuful (Channel Adx)	37	COMMUNICAL CHANNEL	TRANSMIT DATA (CHANNEL A): This pin transmits serial data to the commmunications channel (Channel A).
TxC _A Blenner niq eldT :f8 .1 lentetni ne Y	36	s pe reo rio y nobronous n	TRANSMIT CLOCK (CHANNEL A): The serial data are shifted out from the Transmit Data output (TxD _A) on the falling edge of the Transmit Clock.
RxC _A al nig a	35	pur) or as a m (input). In SD Reg detected	RECEIVE CLOCK (CHANNEL A): The serial data are shifted into the Receive Data input (RxD _A) on the rising edge of the Receive Clock.
RxD _A	34	END CHAN	RECEIVE DATA (CHANNEL A): This pin receives serial data from the communications channel (Channel A).
SYNDET _A		op ON Solon	SYNCHRONOUS DETECTION (CHANNEL A): This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating flag detection. In asynchronous mode it is a general purpose input (Channel A).



Table 1. Pin Description (Continued)

	Symbol	Pin No.	Туре	Name and Function
fos	RDY _A / RxDRQ _A	naeed bnar	etailed Committee information	READY: In mode 0 this pin is RDY _A and is used to synchronize data transfers between the processor and the MPSC (Channel A). In modes 1 and 2 this pin is RxDRQ _A and is used by the channel A receiver to request a DMA transfer.
Pi 18	DTR _A	31 ate (1 ataul)	tions O	DATA TERMINAL READY (CHANNEL A): General purpose output.
dink bit ally ally fied	TxDRQB	i, 32, or 64 I lock mode if at be accom a. This para WRA. The ni	fied books 6 be set to 1, 16 to 1, 16 to 1, 16 to 1, 16 be set to 2, 16 be set to 3 of be set to 1, 1	INTERRUPT PRIORITY OUT/TRANSMITTER DMA REQUEST (CHANNEL B): In modes 0 and 1, this pin is Interrupt Priority Out. It is used to establish a hardware interrupt priority scheme with IPI. It is low only if IPI is low and the controlling processor is not servicing an interrupt from this MPSC. In mode 2 it is TxDRQB and is used to request a DMA cycle for a transmit operation (Channel B).
7 0	RxDRQ _B q at 3 d of an one 8 and yd	Congitu The congression of the specified	legal of received	INTERRUPT PRIORITY IN/RECEIVER DMA REQUEST (CHANNEL B): In modes 0 and 1, IPI is Interrupt Priority In. A low on IPI means that no higher priority device is being serviced by the controlling processor's interrupt service routine. In mode 2 this pin is RxDRQB and is used to request a DMA cycle for a receive operation (Channel B).
eter	This param haracters to the	28 Of	mg bilO of Wi unitter Chara the length of 8 bits This o	INTERRUPT: The interrupt signal indicates that the highest priority internal interrupt requires service (open collector). Priority can be resolved via an external interrupt controller or a daisy-chain scheme.
fitte	INTA and see offing the trans and 6 of WR	smitted by se	nay be tran	INTERRUPT ACKNOWLEDGE: This Interrupt Acknowledge signal allows the highest priority interrupting device to generate an interrupt vector. This pin must be pulled high (inactive) in non-vector mode.
io ni	DTRB	26	MPSCoren de	DATA TERMINAL READY (CHANNEL B): This is a general purpose output.
	April be set t		n the data by the data by to and alt re	ADDRESS: This line selects Channel A or B during data or command transfers. A low selects Channel A.
ol s	A ₁	24	elds/ griwoilo r 1 to noiesim	ADDRESS: This line selects between data or command information transfer. A low means data.
bed	CS danual	23	Bytel Writte	CHIP SELECT: This signal selects the MSPC and enables reading from or writing into registers.
(ctip	RD reformation	22	DS DA D3 T	READ: Read controls a data byte or status byte transfer from the MPSC to the CPU.
	WR	21	0 5 0	WRITE: Write controls transfer of data or commands to the MPSC.



RESET

When the 8274 RESET line is activitated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointers registers are set to zero.

GENERAL DESCRIPTION

The Intel 8274 Multi-Protocol Serial Controller is a microcomputer peripheral device which supports Asynchronous, Byte Synchronous (Monosync, IBM Bisync), and Bit Synchronous (ISO's HDLC, IBM's SDLC) protocols. This controller's flexible architecture allows easy implementation of many variations of these three protocols with low software and hardware overhead.

The Multi-Protocol Serial controller (MPSC) implements two independent serial receiver/transmitter channels.

The MPSC supports several microprocessor interface options: Polled, Wait, Interrupt driven and DMA driven. The MPSC is designed to support INTEL's MCS-85 and iAPX 86, 88, 186, 188 families.

FUNCTIONAL DESCRIPTION

Additional information on Asynchronous and Synchronous Communications with the 8274 is available respectively in the Applications Notes AP 134 and AP 145.

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B).

In the following discussion, the writable registers will be referred to as WRO through WR7 and the readable registers will be referred to as RRO through RR2.

This section of the data sheet describes how the Asynchronous and Synchronous protocols are implemented in the MPSC. It describes general considerations, transmit operation, and receive operation for Asynchronous, Byte Synchronous, and Bit Synchronous protocols.

(beuming) assigns ASYNCHRONOUS OPERATIONS

Transmitter/Receiver Initialization

(See Detailed Command Description Section for complete information)

In order to operate in asynchronous mode, each MPSC channel must be initialized with the following information:

- 1. Transmit/Receive Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 1, 16, 32, or 64 times the data-link bit rate. If the X1 clock mode is selected, the bit synchronization must be accomplished externally.
- 2. Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 11/2, or 2.
- 3. Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4.
- Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3.
- Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3.
- 6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 0).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data.

10 ne		Ву	rte V	Vritt	en	3	2	Number of Bits Transmitted		
D7	D6	D5	D4	D3	D2	D1	DO	(Character Length)		
1	1	1	1	0	0	0	C	1		
1	1	1	0	0	0	C	С	2		
1	1	0	0	0	С	C	C	3 AW		
1	0	0	0	C	C	С	С	4		
0	0	0	C	C	C	C	С	5		

- Transmitter Enable. The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5.
- 8. Interrupt Mode. Specified by bits 3 and 4 of WR1.



For data transmission via a modem or RS-232-C interface, the following information must also be specified:

- The Request To Send (RTS) (WR5; D1) and Data Terminal Ready (DTR) (WR5; D7) bits must be set along with the Transmit Enable bit (WR5; D3).
- 2. Auto Enable may be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrierdetect signal is active. However, the Transmit Enable bit (WR3; D3) and Receive Enable bit (WR3; D1) must be set in order to use the Auto Enable mode. Auto Enable is controlled by bit 5 of WR3.

When loading Initialization parameters into the MPSC, WR4 information must be written before the WR1, WR3, WR5 parameters commands.

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC\$RX\$INIT) for asynchronous communication is listed in Intel Application Note AP 134.

TRANSMIT

The transmit function begins when the Transmit Enable bit (WR5; D3) is set. The MPSC automatically adds the start bit, the programmed parity bit (odd, even or no parity) and the programmed number of stop bits (1, 1.5 or 2 bits) to the data character being transmitted. 1.5 stop bits option must be used with X16, X32 or X64 clock options only. The data character is transmitted least significant bit first.

The serial data are shifted out from the Transmit Data (TxD) output on the falling edge of the Transmit Clock (TxC) input at a rate programmable to 1, $\frac{1}{16}$ th, $\frac{1}{32}$ nd, or $\frac{1}{64}$ th of the clock rate supplied to the TxC input.

The TxD output is held high when the transmitter has no data to send, unless, under program control, the Send Break (WR5; D4) command is issued to hold the TxD low.

If the External/Status Interrupt bit (WR1; D0) is set, the status of $\overline{\text{CD}}$, $\overline{\text{CTS}}$ and $\overline{\text{SYNDET}}$ are monitored and, if any changes occur for a period of time greater than the minimum specified pulse width, an interrupt is generated. $\overline{\text{CTS}}$ is usually monitored using this interrupt feature (e.g., Auto Enable option).

The Transmit Buffer Empty bit (RRO; D2) is set by the MPSC when the data byte from the buffer is loaded in the transmit shift register. Data should be written to the MPSC only when the Tx buffer becomes empty to prevent overwriting.

Receive sint inig tugni tostab-onye-TadkY3.8

The receive function begins when the Receive Enable (WR3; D0) bit is set. If the Auto Enable (WR3; D5) option is selected, then Carrier Detect (CD) must also be low. A valid start bit is detected if a low persists for at least ½ bit time on the Receive Data (RxD) input.

The data is sampled at mid-bit time, on the rising edge of RxC, until the entire character is assembled. The receiver inserts 1's when a character is less than 8 bits. If parity (WR4; D0) is enabled and the character is less than 8 bits the parity bit is not stripped from the character.

Error Reporting

The receiver also stores error status for each of the 3 data characters in the data buffer. Three error conditions may be encountered during data reception in the asynchronous mode:

- 1. Parity. If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4). When a parity error is detected, the parity error flag (RR1; D4) is set and remains set until it is reset by the Error Reset command (WR0; D5, D4, D3).
- 2. Framing. A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled). When a Framing Error is detected, the Framing Error bit (RR1; D6) is set and remains set until reset by the Error Reset Command (WR0; D5, D4, D3). The detection of a Framing Error adds an additional ½ bit time to the character time so the Framing Error is not interpreted as a new start bit.
- 3. Overrun. If the CPU fails to read a data character while more than three characters have been received, the Receive Overrun bit (RR1; D5) is set. When this occurs, the fourth character assembled replaces the third character in the receive buffers. Only the overwritten character is flagged with the Receive Overrun bit. The Receive Overrun bit (RR1; D5) is reset by the Error Reset command (WR0; D5, D4, D3).



External/Status Latches

The MPSC continuously monitors the state of five external/status conditions:

- 1. CTS—clear-to-send input pin.
- 2. CD-carrier-detect input pin.
- SYNDET—sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
- BREAK—a break condition (series of space bits on the receiver input pin).
- TxUNDERRUN/EOM—Transmitter Underrun/ End of Message.

A change of state in any of these monitored conditions will cause the associated status bit in RR0 to be latched (and optionally cause an interrupt).

If the External/Status Interrupt bit (WR1; D0) is enabled, Break Detect (RR0; D7) and Carrier Detect (RR0; D3) will cause an interrupt. Reset Ex-

ternal/Status interrupts (WR0; D5, D4, D3) will clear Break Detect and Carrier Detect bits if they are set.

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B). They are all accessed via the command ports.

An internal pointer register selects which of the command or status registers will be read or written during a commmand/status access of an MPSC channel

After reset, the contents of the pointer registers are zero. The first write to a command register causes the data to be loaded into Write Register 0 (WR0). The three least significant bits of WR0 are loaded into the Command/Status Pointer. The next read or write operation accesses the read or write register selected by the pointer. The pointer is reset after the read or write operation is completed.




Figure 3. Command/Status Register Architecture (each serial channel)



Asynchronous Mode Register Setup

	D7	D6	D5	D4	D3	D2	D1	D0
WR3	01 Rx 7	b/char b/char b/char b/char	AUTO ENABLE	The Trace of the t	0 to sole sayers and the sole may be sole sole sole sole sole sole sole sol	o Transi O O O O O O O O O O O O O O O O O O O	tion does of 10°, D6°, 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Rx ENABLE
WR4	10 X32	Clock	O mix Transpar	MPSC 0 Transi (Bisyn	01 1 STC 10 1½ S 11 2 STC	OP BIT TOP BITS	EVEN/ ODD PARITY	PARITY
WR5	DTR	01 Tx 10 Tx	≤ 5 b/char 7 b/char 6 b/char 8 b/char	SEND BREAK	Tx ENABLE	c by the date of the date of the date of the date of the other o	RTS	ept the next or loaded in hit register at Underrur

SYNCHRONOUS OPERATION— and and and MONOSYNC, BISYNC

General simonylog ORO owl to enO. YAW tanispe

The MPSC must be initialized with the following parameters: odd or even parity (WR4; D1, D0), X1 clock mode (WR4; D7, D6), 8- or 16-bit sync character (WR4; D5, D4), CRC polynomial (WR5; D2), Transmitter Enable (WR5; D3), interrupt modes (WR1, WR2), transmit character length (WR5; D6, D5) and receive character length (WR3; D7, D6). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The data is transmitted on the falling edge of the Transmit Clock, (TxC) and is received on the rising edge of Receive Clock (RxC). The X1 clock is used for both transmit and receive operations for all three sync modes: Mono, Bi and External.

Transmit Set-Up-Monosync, Bisync

Transmit data is held high after channel reset, or if the transmitter is not enabled. A break may be programmed to generate a spacing line that begins as soon as the Send Break (WR5; D4) bit is set. With the transmitter fully initialized and enabled, the default condition is continuous transmission of the 8- or 16-bit sync character.

Using interrupts for data transfer requires that the Transmit Interrupt/DMA Enable bit (WR1; D1) be set. An interrupt is generated each time the transmit buffer becomes empty. The interrupt can be satisfied either by writing another character into the transmitter or by resetting the Transmitter Interrupt/DMA Pending latch with a Reset Transmitter Inter-

ha message (before enabling Transmit CRC) to en

Synchronous Mode Register Setup—Monosync, Bisync

	THE PARTY OF THE P											
inuH en	D7	D6	D5	D4	D3	D2	D1	D0				
WR3	01 Rx 7 10 Tx 6	b/char b/char b/char b/char	AUTO ENABLE	ENTER HUNT MODE	Rx CRC ENABLE	another mess ded into the	SYNC CHAR LOAD INHIBIT	Rx ENABLE				
WR4	ed data or the roceive alle in the A	by on received to the country of the	00 8 bit S 01 16 bit 11 Ext Sy	Sync	13). 0 Transmit CRO	nitter (WR5; I 0 in. Setting the	EVEN/ ODD PARITY	PARITY ENABLE				
WR5	DTR	01 Tx 1	≤ 5 b/char 7 b/char 6 b/char 8 b/char	SEND BREAK	Tx ENABLE	1 (SELECTS CRC-16)	RTS	Tx CRC ENABLE				

rupt/DMA Pending Command (WR0; D5, D4, D3). If nothing more is written into the transmitter, there can be no further Transmit Buffer Empty interrupt, but this situation does cause a Transmit Underrun condition (RR0; D6).

Data Transfers using the RDY signal are for soft-ware controlled data transfers such as block moves. RDY tells the CPU that the MPSC is not ready to accept/provide data and that the CPU must extend the output/input cycle. DMA data transfers use the TxDRQ A/B signals which indicate that the transmit buffer is empty, and that the MPSC is ready to accept the next data character. If the data character is not loaded into the MPSC by the time the transmit shift register is empty, the MPSC enters the Transmit Underrun condition.

The MPSC has two programmable options for solving the transmit underrun condition: it can insert sync characters, or it can send the CRC characters generated so far, followed by sync characters. Following a chip or channel reset, the Transmit Underrun/EOM status bit (RR0; D6) is in a set condition allowing the insertion of sync characters when there is no data to send. The CRC is not calculated on these automatically inserted sync characters. When the CPU detects the end message, a Reset Transmit Underrun/EOM command can be issued. This allows CRC to be sent when the transmitter has no data to send.

In the case of sync insertion, an interrupt is generated only after the first automatically inserted sync character has been loaded in the Transmit Shift Register. The status register indicates the Transmit Underrun/EOM bit and the Transmit Buffer Empty bit are set.

In the case of CRC insertion, the Transmit Underrun/EOM bit is set and the Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin (this interrupt occurs because CRC has been sent and sync has been loaded into the Tx Shift Register). If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter (WR5; D3).

Bisync CRC Generation. Setting the Transmit CRC enable bit (WR5; D0) indicates CRC accumulation when the program sends the first data character to the MPSC. Although the MPSC automatically transmits up to two sync characters (16 bit sync), it is wise to send a few more sync characters ahead of the message (before enabling Transmit CRC) to ensure synchronization at the receiving end.

The Transmit CRC Enable bit can be changed on the fly any time in the message to include or exclude a particular data character from CRC accumulation. The Transmit CRC Enable bit should be in the desired state when the data character is loaded into the transmit shift register. To ensure this bit in the proper state, the Transmit CRC Enable bit must be issued before sending the data character to the MPSC.

Transmit Transparent Mode. Transparent mode (Bisync protocol) operation is made possible by the ability to change Transmit CRC Enable on the fly and by the additional capability of inserting 16 bit sync characters. Exclusion of DLE characters from CRC calculation can be achieved by disabling CRC calculation immediately preceding the DLE character transfer to the MPSC.

In the transmit mode, the transmitter always sends the programmed number of sync bits (8 or 16) (WR4; D5, D4). When in the Monosync mode, the transmitter sends from WR6 and the receiver compares against WR7. One or two CRC polynomials, CRC 16 or SDLC, may be used with synchronous modes. In the transmit initialization process, the CRC generator is initialized by setting the Reset Transmit CRC Generator command (WR0; D7, D6).

The External/Status interrupt (WR1; D0) mode can be used to monitor the status of the CTS input as well as the Transmit Underrun/EOM latch. Optionally, the Auto Enable (WR3; D5) feature can be used to enable the transmitter when CTS is active. The first data transfer to the MPSC can begin when the External/Status interrupt (CTS (RR0; D5) status bit set) occurs following the Transmit Enable command (WR5; D3).

Receive

After a channel reset, the receiver is in the Hunt phase, during which the MPSC looks for character synchronization. The Hunt begins only when the receiver is enabled and data transfer begins only when character synchronization has been achieved. If character synchronization is lost, the hunt phase can be re-entered by writing the Enter Hunt Phase (WR3: D4) bit. The assembly of received data continues until the MPSC is reset or until the receiver is disabled (by command or by CD while in the Auto Enables mode) or until the CPU sets the Enter Hunt Phase bit. Under program control, all the leading sync characters of the message can be inhibited from loading the receive buffers by setting the Sync Character Load Inhibit (WR3; D1) bit. After character synchronization is achieved the assembled characters are transferred to the receive data FIFO. After



receiving the first data character, the Sync Character Load Inhibit bit should be reset to zero so that all characters are received, including the sync characters. This is important because the received CRC may look like a sync character and not get received.

Data may be transferred with or without interrupts. Transferring data without interrupts is used for a purely polled operation or for off-line conditions. There are two interrupt modes available for data transfer: Interrupt on First Character Only and Interrupt on Every Character.

Interrupt on First Character Only mode is normally used to start a polling loop, a block transfer sequence using RDY to synchronize the CPU to the incoming data rate, or a DMA transfer using the RxDRQ signal. The MPSC interrupts on the first character and thereafter only interrupts after a Special Receive Condition is detected. This mode can be reinitialized using the Enable Interrupt On Next Receive Character (WR0; D5, D4, D3) command which allows the next character received to generate an interrupt. Parity Errors do not cause interrupts, but End of Frame (SDLC operation) and Receive Overrun do cause interrupts in this mode. If the external status interrupts (WR1; D0) are enabled an interrupt may be generated any time the CD changes state.

Interrupt On Every Character mode generates an interrupt whenever a character enters the receive buffer. Errors and Special Receive Conditions generate a special vector if the Status Affects Vector (WR1B; D2) is selected. Also the Parity Error may be programmed (WR1; D4, D3) not to generate the special vector while in the Interrupt On Every Character mode.

The Special Receive Condition interrupt can only occur while in the Receive Interrupt On First Character Only or the Interrupt On Every Receive Character modes. The Special Receive Condition interrupt is caused by the Receive Overrun (RR1; D5) error condition. The error status reflects an error in the current word in the receive buffer, in addition to any Parity or Overrun errors since the last Error Reset (WR0; D5, D4, D3). The Receive Overrun and Parity error status bits are latched and can only be reset by the Error Reset (WR0; D5, D4, D3) command.

The CRC check result may be obtained by checking for CRC bit (RR1; D6). This bit gives the valid CRC result 16 bit times after the second CRC byte has been read from the MPSC. After reading the second CRC byte, the user software must read two more characters (may be sync characters) before checking for CRC result in RR1. Also for proper CRC computation by the receiver, the user software must reset the Receive CRC Checker (WR0; D7, D6) after receiving the first valid data character. The receive CRC Enable bit (WR3; D3) may also be enabled at this time.

SYNCHRONOUS OPERATION—SDLC

General ab on all and only entry chirub and care to an all and care to an all and an all an all and an all an all and an all and an all and an all and an all an all and an all an all and an all an all an all and an all an al

Like the other synchronous operations the SDLC mode must be initialized with the following parameters: SDLC mode (WR4; D5, D4), SDLC polynomial (WR5; D2), Request to Send, Data Terminal Ready, transmit character length (WR5; D6, D5), interrupt modes (WR1; WR2), Transmit Enable (WR5; D3), Receive Enable (WR3; D0), Auto Enable (WR3; D5) and External/Status Interrupt (WR1; D0). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The Interrupt modes for SDLC operation are similar to those discussed previously in the synchronous operations section.

Synchronous Mode Register Setup—SDLC/HDLC

d Com	D7	V D6	be D5 melt	id sts D4	D3	D2	D1	D0					
WR3	01 Rx 7 10 Rx 6	b/char b/char b/char b/char	AUTO ENABLES	ENTER HUNT MODE	Rx CRC ENABLE	ADDRESS SEARCH MODE	29 0 ar	Rx 90					
WR4	phases o ation 0 on apendent,	d e soutlor Statu 0 oper al, and inc		0 CTS SDLC/ C MODE)	stepted as	110 will be di	0	ter of the control of					
WR5	DTR	01 Tx 7 10 Tx 6	5 b/char b/char b/char b/char	SEND BREAK	Tx ENABLE	0 (SELECTS SDLC/HDLC CRC)	RTS	Tx CRC ENABLE					



modes. The Special Receive Condition timeanT

After a channel reset, the MPSC begins sending SDLC flags.

Following the flags in an SDLC operation the 8-bit address field, control field and information field may be sent to the MPSC by the microprocessor. The MPSC transmits the Frame Check Sequence using the Transmit Underrun feature. The MPSC automatically inserts a zero after every sequence of 5 consecutive 1's except when transmitting Flags or Aborts.

SDLC—like protocols do not have provision for fill characters within a message. The MPSC therefore automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more bits to send. It does this by sending the two bytes of CRC and then one or more flags. This allows very high-speed transmissions under DMA or CPU control without requiring the CPU to respond quickly to the end-of-message situation.

After a reset, the Transmit Underrun/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Flag characters are sent. The MPSC begins to send the frame when data is written into the transmit buffer. Between the time the first data byte is written, and the end of the message, the Reset Transmit Underrun/EOM (WR0; D7, D6) command must be issued. The Transmit Underrun/EOM status bit (RR0; D6) is in the reset state at the end of the message which automatically sends the CRC characters.

The MPSC may be programmed to issue a Send Abort command (WR0; D5, D4, D3). This command causes at least eight 1's but less than fourteen 1's to be sent before the line reverts to continuous flags.

Receive

After initialization, the MPSC enters the Hunt phase, and remains in the Hunt phase until the first Flag is received. The MPSC never again enters the Hunt phase unless the microprocessor writes the Enter Hunt command. The MPSC will also detect flags separated by a single zero. For example, the bit pattern 0111111011111110 will be detected as two flags.

The MPSC can be programmed to receive all frames or it can be programmed to the Address Search Mode. In the Address Search Mode, only frames with addresses that match the value in WR6 or the global address (0FFH) are received by the MPSC. Extended address recognition must be done by the microprocessor software.

The control and information fields are received as data.

SDLC/HDLC CRC calculation does not have an 8-bit delay, since all characters are included in the calculation, unlike Byte Synchronous Protocols.

Reception of an abort sequence (7 or more 1's) will cause the Break/Abort bit (RR0; D7) to be set and will cause an External/Status interrupt, if enabled. After the Reset External/Status Interrupts Command has been issued, a second interrupt will occur at the end of the abort sequence.

MPSCauso for ob atom3 vins9 Journathi no als

Detailed Command/Status Description

GENERAL

The MPSC supports an extremely flexible set of serial and system interface modes.

The system interface to the CPU consists of 8 ports or buffers:

CS	S A1 A0		Read Operation	Write Operation				
0	0	0	Ch. A Data Read	Ch. A Data Write				
0	1	0	Ch. A Status Read	Ch. A Command/Parameter				
0	0	1	Ch. B Data Read	Ch. B Data Write				
0	1	1	Ch. B Status Read	Ch. B Command/Parameter				
1	X	X	High Impedance	High Impedance				

Data buffers are addressed by $A_1 = 0$, and Command ports are addressed by $A_1 = 1$.


COMMAND/STATUS DESCRIPTION

The following command and status bytes are used during initialization and execution phases of operation. All Command/Status operations on the two channels are identical, and independent, except where noted.



Detailed Register Description

Write Register 0 (WR0):



WRO

D2, D1, D0—Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

D5, D4, D3—Command bits determine which of the basic seven commands are to be performed.

Command 0 Null—has no effect.

Command 1 Send Abort—causes the generation of eight to thirteen 1's when in the SDLC mode.

Command 2	Reset External/Status Interrupts— resets the latched status bits of RR0
	and re-enables them, allowing inter-

Command 3 Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

Command 4 Enable Interrupt on Next Receive Character—if the Interrupt on First Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

Command 5

Reset Transmitter Interrupt/DMA
Pending—if The Transmit Interrupt/
DMA Enable mode is selected, the
MPSC automatically interrupts or requests DMA data transfer when the
transmit buffer becomes empty.
When there are no more characters
to be sent, issuing this command prevents further transmitter interrupts or
DMA requests until the next character has been completely sent.

Command 6 Error Reset—error latches, Parity and Overrun errors in RR1 are reset.

Command 7 End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.

D7, D6 CRC Reset Code.


00 Null—has no effect.
01 Reset Receive CB

Reset Receive CRC Checker—resets the CRC checker to 0's. If in SDLC mode the CRC checker is initialized to all 1's.

10 Reset Transmit CRC Generator—resets the CRC generator to 0's. If in SDLC mode the CRC generator's initialized to all 1's.

11 Reset Tx Underrun/End of Message Latch.

Write Register 1 (WR1):



WR1

D2

D0 External/Status Interrupt Enable—allows interrupt to occur as the result of transitions on the CD, CTS or SYNDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

D1 Transmitter Interrupt/DMA Enable—
allows the MPSC to interrupt or request a DMA transfer when the
transmitter buffer becomes empty.

Status Affects vector—(WR1, D2 active in channel B only.) If this bit is not set, then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit if set then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.

0 1	Receive Interrupt on First Characte Only or Special Condition.
1 0	Interrupt on All Receive Characters or Special Condition (Parity Error is a Special Receive Condition).
1 1	Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).
BOLO) TUG INTERRUPTS TO THE ON HEAT RE NA PENDINO NAPPY	Wait on Receive/Transmit—when the following conditions are met the RDY pin is activated, otherwise it is held in the High-Z state. (Conditions Interrupt Enabled Mode, Wait En abled, $\overline{CS} = 0$, $A0 = 0/1$, and $A1 = 0$). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driver High when the transmitter buffer is empty or the receiver buffer is full The RDY _A and RDY _B may be wired OR connected since only one signal is active at any one time while the other is in the High Z state.
D6	Must be Zero.
D7	Wait Enable—enables the wait function.
WR2	Channel A Only
D1, D0	System Configuration—These specify the data transfer from MPSC channels to the CPU, either interrupt of DMA based.
	fy the data transfer from MPSC chan- nels to the CPU, either interrupt of
	fy the data transfer from MPSC chan- nels to the CPU, either interrupt of DMA based. Channel A and Channel B both use
0 0 -sorror 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	fy the data transfer from MPSC channels to the CPU, either interrupt of DMA based. Channel A and Channel B both use interrupts. Channel A uses DMA, Channel B uses interrupts. Channel A and Channel B both use DMA.
0 0 -sorror 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	fy the data transfer from MPSC channels to the CPU, either interrupt of DMA based. Channel A and Channel B both use interrupts. Channel A uses DMA, Channel B uses interrupts. Channel A and Channel B both use DMA. Illegal Code. Priority—this bit specifies the relative priorities of the internal MPSC interrupt.
0 0 - SOLOTE 0 1 1sti 0 estino 9 re ed at all etyd it 1st 1 etyd txen D2 baen a gni	fy the data transfer from MPSC channels to the CPU, either interrupt of DMA based. Channel A and Channel B both use interrupts. Channel A uses DMA, Channel B uses interrupts. Channel A and Channel B both use DMA. Illegal Code. Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources. (Highest) RxA, TxA, RxB, TxB, ExTA
0 0 - SOLOTE 0 1 1stic 0 estinic 9 re- ed of all elyd by 1st 1 elyd bxen 0 bxen is gnir 0 entrier with	fy the data transfer from MPSC channels to the CPU, either interrupt of DMA based. Channel A and Channel B both use interrupts. Channel A uses DMA, Channel B uses interrupts. Channel A and Channel B both use DMA. Illegal Code. Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.
0 0 - SOLOTE 0 1 1 1 0 otnio 9 re ed at all ally distance 1 1 1 ovd been a gnice 1	fy the data transfer from MPSC channels to the CPU, either interrupt of DMA based. Channel A and Channel B both use interrupts. Channel A uses DMA, Channel B uses interrupts. Channel A and Channel B both use DMA. Illegal Code. Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources. (Highest) RxA, TxA, RxB, TxB, ExTA ExTB (Lowest). (Highest) RxA, RxB, TxA, TxB, ExTA

Receive Interrupt Mode.

Receive Interrupts/DMA Disabled.

D4, D3 0 0



0 X X				h exter	nal D	MA C	ON-	ATM		ny seco	ndary N	IPSC	in a	da
				The Dat			LTA		System	ned prid			re.	(Se
		sequen		adrice c		beami		Any INT	henores a	3 Vector		X	nde	d fo
0 0	0	8085 V	ector	r Mode	1—in	tended	£0.0	THIST		either a				
				orimary			aisy		in a dai	sy chair	ed prio	rity s	truc	
				rity strue		(See	SVS-	SIG INT		stem Int	erface	section	on).	
		tem into	eriace	e secuo	0			06	Must be					
							dolH A	D7 ALbris	zero Pin					
								3rd INT	one Pin	$10 = \overline{S}$	YNDET	В		
Write Re	giste	r 2 (WR	2): C	hannel	A Onl	У	doll-	TIAL to b						Bir
	*tV	MSB	EV	V4	VS		TV A	TWI bins	Mode	88 0	0			
					SPRIE	Disputition of the last of the	The state of the s	TatilN						
		D7	D6	D5	D4 D:	D2		2nd live						
U						1		,		-	-			
						beqint		BOTH IN	TERRUPT					
					Source	Imped								It
				-		Imped		A DMA. B	INT					
			400		30 000	beaml								F
			.so	(WR18, I	eons	inipadi	1 1	ILLEGAL	Mode A					
			.isa	(WR18,	eons	inipadi	1 1 need and e	ILLEGAL	alus affects	EXTA: E	eldenev			
			D2t.	(WR18, I	eons	beqini nangolq	1 1 need and e	ILLEGAL	a stooms suis	EXTA' E	XTB*			
		Priority		-	obns bernn	nango q	1 1 need and e	ILLEGAL Y RxA RxB Y RxA TxA	TxA TxB	EXTA. E	XTB.			
		Priority			opns ,beron	bequil nargo q 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PRIORIT PRIORIT	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB RXB TXB	EXTA. E	XTB*			
		Priority			opns ,beron	bequil nargo q 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB RXB TXB	EXTA. E	XTB.			
		Priority		-	o o o o o o o	nergo q 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PRIORIT PRIORIT	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB TXA TXB AXT BXB AXT BXA AXT	EXTA: E	XTB.			
	,ATX		8×3.	ighest ocA, TocA	0 0 0 1	DOG 80	PRIORIT PRIORIT 085 MODE 1 085 MODE 2	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB RXB TXB	if the "si a "ATX3 a "ATX3 de	XTB. XTB. XTB. XTB.		e bid es	
	,ATX	3 ,8xT ,	8×8.	ighest	0 0 0 0 0 1 1 0 0 1 1 1	DOG 80	PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB TXA TXB AXT BXB AXT BXA AXT	if the "si	Varieble **TX **		A A P	ten ten
aDG aDG	,ATX	, 7x8, E ,, 7x8, E A)	8×3 , Fx6	ighest xA, TxA xxA, FxB xA, TxA	0 0 0 0 1 1 0 1 1 1 1	nargo q 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT PRIORIT	YRXA RXB YRXA TXA	TXA TXB TXA TXB AXT BXB AXT BXA AXT	AMA CH. B	Eldenev XTB. AXTB. EVIAL OM		o D1	ten ten
aTXG	,ATX	7x8, EXT (A)	EXB., FXB., FXB., FXB., TXB.,	ighest XA, TXA, FXB, XXA, FXB, XXA, FXB, XXA, TXA		1 OSI 88 BE SEE SEE SEE SEE SEE SEE SEE SEE SEE	PRIORIT PRIORIT 085 MODE 1 085 MODE 2	ILLEGAL Y RXA RXB Y RXA TXA	TXA TXB TXA TXB AXT BXB AXT BXA AXT	if the "si	A HO		A A P	
EXT _B EXT _B T _B (INT)	XTA, EXT _A ,	7 x8, E , 7 x8, E A) x8 EXT A)	8x 7 x 8x 7 x 6x 6	ighest xA, TxA xA, FxB xA, TxA xA(1) RxA(1)		1 VEC	PRIORIT PRIORIT 085 MODE 1 086/88 MODE LEGAL	ILLEGAL Y RXA RXB Y RXA TXA AND TXA AN	TXA TXB TXB RXB TXB AND TXB	I the "si and li	Varieble **TX **		A A P	
EXT _B EXT _B T _B (INT)	XTA, XTA, A, EX	, 7x8, E , 7x8, E A) x8 EXT A)	8x3 , 1xA (M2) , 1xB (M3) , T , 1xA	ighest XA, TXA, FXB, XA, FXB, XA, TXA, XA(1), RXA, TXA, XA(1), RXA, TXA		1 VEC	PRIORIT PRIORIT PRIORIT PRIORIT D85 MODE 1 D86/88 MODE LEGAL TORED INTE	ILLEGAL Y RXA RXB Y RXA TXA AND TXA AN	TXA TXB TXB RXB TXB AND TXB	AMA CH. B	A HO		ee biid ee	ten ten
EXT _B EXT _B T _B (NIT)	EXTA:	1 X8, EX1 A) X8, EX1 A) A) X8, EX1 X8, EX1	8x3, 2x6, (0,000) (0,000) (1,000) (1,000) (1,000)	ighest XA, TxA, Fx8, XA, TxA, XA, TxA		1 VEC	PRIORIT PRIORIT PRIORIT PRIORIT D85 MODE 1 D86/88 MODI LEGAL TORED INTE	ILLEGAL Y RXA RXB Y RXA TXA AND	TXA TXB TXB RXB TXB AND TXB	INT	A MOI DIMA		ee biid ee	ites test
EXTE EXTE TE (INT)	EXTA: EXTA: A, EX A, EX A, EX DMA)	, 7x8, E , 7x8, E , 7x8, E x8, EX7 A) x8, EX7 x8, EX7 x8, EX7 x8, EX7 x8, EX7	AXF, JXAXF, (OM, T), DX, T, DX, DX, DX, DX, DX, DX, DX, DX, DX, DX	ighest xA, TxA xA, FxB xA, TxA xA(T), R xA, TxA xA(T), R		1 VEC NON VI	PRIORIT PRIORIT PRIORIT 085 MODE 1 086/88 MODE LEGAL TORED INTI	ILLEGAL Y RXA RXB Y RXA TXA ANALYMAN ERRUPT NTERRUPT	TXA TXB TXB RXB TXB AND TXB	I the "si and li	A HO		Se bin	ites test
EXTE EXTE TE (INT)	XTA, XTA, XTA, XA, EX A, EX A, EX DMA)	1 X8, EXT X8, (I. T	BAXE, EXABATE AND	ighest AA, TxA, TxA, TxA, XA, TxA, XA, TxA, XA, TxA, XA, TxA, TxA, XA, TxA, XA, TxA, XA, TxA, Rx8		1 VEC NON VI	PRIORIT PRIORIT PRIORIT 085 MODE 1 086/88 MODE LEGAL TORED INTI	ILLEGAL Y RXA RXB Y RXA TXA ANALYMAN ERRUPT NTERRUPT	TXA TXB TXA TXB RXB TXB AVGR AORGXA SC RIST ACRES A	INT	Variable A N. BTX ATX ATX ATX ATX ATX ATX ATX		Se bina se bin	



The following table describes the MPSC's response to an interrupt acknowledge sequence:

D5	D4	D3	ĪPĪ	MODE Non-vectored	INTA	Data Bus
0	0 X	X	X		Any INTA	D7 Al gritub eliste eonabegmi deid a D0 High Impedance
rision equip	0 10	nary c	0	85 Mode 1	1st INTA 2nd INTA 3rd INTA	1 1 0 0 1 1 0 1 V7 V6 V5 V4* V3* V2* V1 V0 0 0 0 0 0 0 0 0
1	0	000	TE =	85 Mode 1	1st INTA 2nd INTA 3rd INTA	1 1 0 0 1 1 0 1 High Impedance High Impedance
1	1	0	0	86 Mode	1st INTA 2nd INTA	High Impedance V7 V6 V5 V4 V3 V2* V1* V0*
1	0	1	0	85 Mode 2	1st INTA 2nd INTA 3rd INTA	High Impedance V7 V6 V5 V4* V3* V2* V1 V0 0 0 0 0 0 0 0 0
1	0	1	1	85 Mode 2	1st INTA 2nd INTA 3rd INTA	High Impedance High Impedance High Impedance
1	1	0	1	86 Mode	1st INTA 2nd INTA	High Impedance High Impedance

NOTE:

Interrupt/DMA Mode, Pin Functions, and Priority

			Int/I	DMA		Pin Fu	nctions		-		
Ch.	A W	/R2		de	RDY _A / RxDRQ _A	RDY _B / TxDRQ _A	PIP/ RxDRQ _B	IPO/ TxDRQ _B	0	Priority	
D ₂	D ₁	D ₀	CH. A	СН. В	Pin 32	Pin 11	Pin 29	Pin 30	Highest	Lowest	
0	0	0	INT	INT	RDYA	RDYB	3GONESSAS	IPO	RxA, TxA, RxB, TxB, EXT _A , EXT _B		
1	0	0	INT	INT	TID TA	UDIB	1803.		RxA, RxB,	TxA, TxB, EXT _A , EXT _B	
0	0	1	DMA			TxDRQA	IPI		RxA, TxA (DMA)	
				INT	RxDRQ			ĪPO	RxA(1), RxB, TxB, EXT _A , EXT _B (INT		
1	0	1	DMA		TIADITIQA	INDITOR		A MINNEY IN	RxA, TxA (DMA)	
				INT		7	AUST BE ZERD		RxA(1), RxB, TxB, EXT _A , EXT _B (INT		
0	1	0	DMA	DMA	RxDRQ₄	TxDRQ₄	RxDRQB	TxDRQB		RxB, TxB (DMA) B ⁽¹⁾ , EXT _A , EXT _B , (INT)	
1	1	0	DMA	DMA	TIADITORA	TABITORA	TADITOR	INDITION		TxA, TxB, (DMA) B ⁽¹⁾ , EXT _A , EXT _B (INT)	

NOTE:

*External Status Interrupt only if EXT Interrupt Enable (WR1; D0) is set.

^{*}These bits are variable if the "status affects vector" mode has been programmed, (WR1B, D2).

^{1.} Special Receive Condition




Interrupt Vector Mode Table

8085 Modes 8086/88 Mode	V ₄ V ₂	V ₃	V ₂ V ₀ Channel Condition
	0	0	0 B Tx Buffer Empty
	0	0	1 and Assidiant beautiful Ext/Status Change
YTHRAN SUBANS - I	0	1	0 paid sol mod sevience en Rx Char. Available
YERAR BURAGIO - O	0	1	1 - Special Rx Condition
YTTINAN MAYS - 1			(Note 1) In SDLC. This bit must be ze o.
VYGAN DOD 0	1	0	0 A Tx Buffer Empty
	1	0	1 Fxt/Status Change
	1	1	0 Rx Char. Available
ENABLE BYNC MODES	1	. 1	1 Special Rx Condition
TID NOTE F			.all V orni bebaol sule v arti 10 (H (Note 1)
	A Recommendation of the Control	Maria de la companya del companya de la companya de la companya del companya de la companya de l	

NOTE:

1. Special Receive Condition = Parity Error, Rx Overrun Error, Framing Error, End of Frame (SDLC).


Write Register 2 (WR2): Channel B



WR2 CHANNEL Bernel and and and

D7-D0 Interrupt vector—This register contains the value of the interrupt vector placed on the data bus during interrupt acknowledge sequences.


Write Register 3 (WR3):



WR3 D0	Receiver Enable—A one enables the	WIILE	riogiot	01 4 (11114).	nterrupt Vector Mode
	receiver to begin. This bit should be set only after the receiver has been	MSB D7	D6 C	5 D4 D3 D2	LSB BA 3508
	initialized.		101		
	Sync Character Load Inhibit—A one prevents the receiver from loading sync characters into the receive buffers. In SDLC, this bit must be zero.			0	1 = ENABLE PARITY 0 = DISABLE PARITY 1 = EVEN PARITY
D2 spne olds notibe	is a 1. II this bit is a 1, the MF30 will	ona suo	0 0 1 1	0 1	0 - ODD PARITY ENABLE SYNC MODES I STOP BIT
D3 -nco neteigroposy iquinname genue-	Receive CRC Enable—A one in this bit enables (or re-enables) CRC calculation. CRC calculation starts with the last character placed in the Re-		Esa V	0 0 8 BITSYNCCI	HAR ODE (01111110) FLAG
D4	Enter Hunt Phase—After initializa- tion, the MPSC automatically enters the Hunt mode. If synchronization is lost, the Hunt phase can be re-en- tered by writing a one to this bit.	0 0	1 X10	CLOCK TOTAL	
D5	Auto Enable—A one written to this	1	1 X64	CLOCK	
	bit causes CD to be automatic enable signal for the receiver and CTS to be				170102-9
	an automatic enable signal for the transmitter. A zero written to this bit limits the effect of CD and CTS signals to setting/resetting their corresponding bits in the status register (RRO).	D1 50 50	-	abled, a one MPSC to tran parity, and a and expect or	
D7, D6	Receive Character length	D3, D	2	Stop bits/syn	
0 0	Receive 5 Data bits/character	0 0		Selects synch	ronous modes
0 1	Receive 7 Data bits/character	0 1		Async mode,	1 stop bit/character
1 0	Receive 6 Data bits/character	1 0		Async mode,	11/2 stop bits/characte
1 1	Receive 8 Data bits/character	1 1		Async mode,	2 stop bits/character
	Tieceive o Data bits/criaracter	D5, D	4	Sync mode se	elect
WR4		0 0		8-bit sync cha	aracter
D0	Parity—A one in this bit causes a par-	0 1		16-bit sync ch	naracter
	ity bit to be added to the pro-	1 0		SDLC mode (Flag sync)
	grammed number of data bits per	1 1		External sync	mode
	character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not trans- ferred to the microprocessor. With	D7, D0	6. Maria e	rate multiplier and the transr selected for	-Selects the clock/date for both the receive mitter. 1x mode must be synchronous modes.

0	0	Clock rate = Data rate × 1
0	1	Clock rate = Data rate × 16
1	0	Clock rate = Data rate × 32
1	1 00 00	Clock rate = Data rate × 64

Write Register 5 (WR5):



set whenever the transmit buffe WR5

DO Transmit CRC Enable—A one in this bit enables the transmitter CRC generator. The CRC calculation is done when a character is moved from the transmit buffer into the shift register. A zero in this bit disables CRC calculations. If this bit is not set when a transmitter underrun occurs, the CRC will not be sent.

Request to Send-A one in this bit D₁ forces the RTS pin active (low) and zero in this bit forces the RTS pin inactive (high).

D2 CRC Select—A one in this bit selects the CRC-16 polynomial (X16 + X15 + X2 + 1) and a zero in this bit selects the CCITT-CRC polynomial (X16 + X12 + X5 + 1). In SDLC mode, CCITT-CRC must be selected.

D3 Transmitter Enable—A zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.

Send Break-A one in this bit forces the transmit data low. A zero in this bit allows normal transmitter opera-

Transmit Character length D6, D5 0 0 Transmit 1-5 bits/character 0 1 Transmit 7 bits/character 0 Transmit 6 bits/character Transmit 8 bits/character

Bits to be sent must be right justified least significant bit first, e.g.:

> D7 D6 D5 D4 D3 D2 D1 D0 0 0 B5 B4 B3 B2 B1 B0


D7 Data Terminal Ready-When set, this bit forces the DTR pin active (low). When reset, this bit forces the DTR pin inactive (high).

Five or less mode allows transmission of one to five bits per character. The microprocessor must format the data in the following way:

							3	
D7	D6	D5	D4	D3	D2	D1	D0	
1	1	1	1	0	0	0	BO	Sends one data bit
1	1	1	0	O PO HA	AO 0	B1	B0	Sends two data bits
1	. 1	0	0	0	B2	B1	BO	Sends three data bits
1	0	0	0	B3	B2	B1	В0	Sends four data bits
0	0	0	B4	B3	B2	B1	B0	Sends five data bits



Write Register 6 (WR6):




WR6 of head ten has been selfware

D7-D0 Sync/Address—This register contains the transmit sync character in Monosync mode, the low order 8 sync bits in Bisync mode, or the Address byte in SDLC mode. transmit data low. A zero in this

WR7

Sync/Flag—This register contains the receive sync character in Monosync mode, the high order 8 sync bits in Bisync mode, or the Flag character (01111110) in SDLC mode. WR7 is not used in External Sync mode.

Write Register 7 (WR7):



RR0

Receive Character Available-This bit is set when the receive FIFO contains data and is reset when the FIFO is empty.


D1

Interrupt In-Service*—If an Internal Interrupt is pending, this bit is set at the falling edge of the second INTA pulse of an INTA cycle. In non-vectored mode, this bit is set at the falling edge of RD after pointer 2 is specified. This bit is reset when an EOI command is issued and there are no other interrupts in-service at that time.

D2

Transmit Buffer Empty-This bit is set whenever the transmit buffer is

*This bit is only valid when IPI is active low and is always zero in Channel B. erator. The CRC calculation is done



D4 sost suoi

empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.

D3 Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/ Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CD pin causes the CD bit to be latched and causes an External/Status interrupt. This bit indicates current state of the CD pin immediately following a Reset External/Status Interrupt command.

Sync/Hunt-In asynchronous modes, the operation of this bit is similar to the CD status bit, except that Sync/ Hunt shows the state of the SYNDET input. Any High-to-Low transition on the SYNDET pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/ Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNDET pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNDET input.

> In the External Sync mode, the Sync/Hunt bit operates in a fashion similar to the Asynchronous mode, except the Enter Hunt Mode control bit enables the external sync detection logic. When the External Sync Mode and Enter Hunt Mode bits are set (for example, when the receiver is enabled following a reset), the SYNDET input must be held High by the external logic until external character synchronization is achieved. A High at the SYNDET input holds the Sync/Hunt status in the reset condition.

When external synchronization is achieved, SYNDET must be driven Low on the second rising edge of RxC after the rising edge of RxC on which the last bit of the sync character was received. In other words, afsung an Error Ro

ter the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activitate the SYNDET input. Once SYNDET is forced Low, it is good practice to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. The High-to-Low transition of the SYNDET output sets the Sync/Hunt bit, which sets the External/Status interrupt. The CPU must clear the interrupt by issuing the Reset External/Status Interrupt Command.

When the SYNDET input goes High again, another External/Status interrupt is generated that must also be ent anistroo cleared. The Enter Hunt Mode control bit is set whenever character synchronization is lost or the end of message is detected. In this case. the MPSC again looks for a High-to-Low transition on the SYNDET input and the operation repeats as explained previously. This implies the CPU should also inform the external logic that character synchronization has been lost and that the MPSC is waiting for SYNDET to become ac-

In the Monosync and Bisync Receive modes, the Sync/Hunt status bit is initially set to 1 by the Enter Hunt Mode bit. The Sync/Hunt bit is reset when the MPSC establishes character synchronization. The High-to-Low transition of the Sync/Hunt bit causes an External/Status interrupt that must be cleared by the CPU issuing the Reset External/Status Interrupt command. This enables the MPSC to detect the next transition of other External/Status bits.

> When the CPU detects the end of message or that character synchronization is lost, it sets the Enter Hunt Mode control bit, which sets the Sync/Hunt bit to 1. The Low-to-High transition of the Sync/Hunt bit sets the External/Status Interrupt, which must also be cleared by the Reset External/Status Interrupt Command. Note that the SYNDET pin acts as an output in this mode, and goes low every time a sync pattern is detected in the data stream.

In the SDLC mode, the Sync/Hunt bit is initially set by the Enter Hunt mode bit, or when the receiver is disabled. In any case, it is reset to 0 when the of ecologic biopening flag of the first frame is detected by the MPSC. The External/ Status interrupt is also generated, and should be handled as discussed woul-of-right spreviously. I had a

Unlike the Monosync and Bisync modes, once the Sync/Hunt bit is reset in the SDLC mode, it does not need to be set when the end of message is detected. The MPSC automatically maintains synchronization. The only way the Sync/Hunt bit can be set again is by the Enter Hunt ed oals Mode bit, or by disabling the receiver.

D5 Clear to Send—This bit contains the inverted state of the CTS pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/ Hunt, Break/Abort, or Tx Underrun/ EOM). Any change of state of the CTS pin causes the CTS bit to be latched and causes an External/ Status interrupt. This bit indicates the inverse of the current state of the CTS pin immediately following a Reset External/Status Interrupt command.

D6 Transmitter Underrun/End of Message-This bit is in a set condition following a reset (internal or external). The only command that can reset this bit is the Reset Transmit Underrun/EOM Latch command (WR0. D₆ and D₇). When the Transmit Underrun condition occurs, this bit is set, which causes the External/ Status Interrupt which must be reset by issuing a Reset External/Status command (WR0; command 2).

Break/Abort-In the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/ Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.

> The Break/Abort bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the

Break sequence also causes the External/Status interrupt to be set. The and narrw to Reset External/Status Interrupt comand must be issued to enable the break detection logic to look for the next Break sequence. A single extraneous null character is present in the receiver after the termination of a break; it should be read and discarded. The mode visors

In the SDLC Receive mode, this status bit is set by the detection of an Abort sequence (seven or more 1's). and to add a The External/Status interrupt is handled the same way as in the case of a Break. The Break/Abort bit is not used in the Synchronous Receive of relimin at mode. nother ego add

DO All Sent-This bit is set when all THO characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in idunistal autolasynchronous modes. In synchronous modes, this bit is always set.

> Residue Codes-Bit synchronous protocols allow I-fields that are not an integral number of characters. Since transfers from the MPSC to the CPU are character oriented, the residue codes provide the capability of receiving leftover bits. Residue bits are right justified in the last data byte received or first CRC byte.


D4 bosmoo Parity Error-If parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.

D5 leb onve Receive Overrun Error-This bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flagged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the status affects vector mode, the overrun causes a special Receive Condition Vector.

D6 notesino CRC/Framing Error-In modes, a one in this bit indicates a receive framing error. In synchronous modes, a one in this bit indicates that the calculated CRC value does not match the last two bytes received. It can be reset by issuing an Error Reset command.


RR1: 81 81 bris D3, D2, D1





RR1		900 s	8 bits	/char	7 bits/char			6 bits	/char	5 bits/char	
			First CRC	Last Data	First CRC	Last Data		First CRC	Last Data	First CRC	Last Data
D3	D2	D1	Byte	Byte	Byte	Byte		Byte	Byte	Byte	Byte
10	0	0	C nerols a d	BRM 3rt ne	ntrollor. Win	2		0	1	0	5
0	auti	0	o lor0ios a	pries 4 anti-se	Montro Ah	3		0	2	10 PH2	lead past
- Pri	s 128	0	ed non be	5 5 5	nulta o ousi	4		0	3	0	2
0	0	1	0	6	0	5		0	-av 4 av 15	-cv 0-ev	v av 3 tv
1	0	YIE TI	0	7	0 0	6		0	5		
0	1	1	0.alenn	sito lates	lues or bot	in —			_	+ 11	_
1	1	1	1	8	_	-		el sidalty			
0	0	0	2 1/1	8	o dame	9 7	(50)	SHAN NOON (MAK	6	100000	4

Read Register 1 (RR1): (Special Receive Condition Mode)






D7

in SDLC mode. A one indicates that a valid ending flag has been received. This bit is reset either by an Error Reset command or upon reception of the first character of the next frame.

Read Register 2 (RR2):



RR2

Channel B

D7-D0

Interrupt Vector-Contains the interrupt vector programmed into WR2. If the status affects vector mode is selected (WR1; D2), it contains the modified vector (See WR2). RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.

SYSTEM INTERFACE

General

The MPSC to Microprocessor System interface can be configured in many flexible ways. The basic interface types are polled, wait, interrupt driven, or direct memory access driven.

Polled operation is accomplished by repetitively reading the status of the MPSC, and making decisions based on that status. The MPSC can be polled at any time.

Wait operation allows slightly faster data throughput for the MPSC by manipulating the Ready input to the microprocessor. Block Read or Write Operations to the MPSC are started at will by the microprocessor and the MPSC deactivates its RDY signal if it is not yet ready to transmit the new byte, or if reception of new byte is not completed.

Interrupt driven operation is accomplished via an internal or external interrupt controller. When the MPSC requires service, it sends an interrupt request signal to the microprocessor, which responds with

End of Frame—This bit is valid only an interrupt acknowledge signal. When the internal or external interrupt controller receives the acknowledge, it vectors the microprocessor to a service routine, in which the transaction occurs.

> DMA operation is accomplished via an external DMA controller. When the MPSC needs a data transfer, it requests a DMA cycle from the DMA controller. The DMA controller then takes control of the bus and simultaneously does a read from the MPSC and a write to memory or vice-versa.

> The following section describes the many configurations of these basic types of system interface techniques for both serial channels.

POLLED OPERATION

In the polled mode, the CPU must monitor the desired conditions within the MPSC by reading the appropriate bits in the read registers. All data available, status, and error conditions are represented by the appropriate bits in read registers 0 and 1 for channels A and B.


There are two ways in which the software task of monitoring the status of the MPSC has been reduced. One is the "ORing" of all conditions into the Interrupt Pending bit. (RR0; D1 channel A only). This bit is set when the MPSC requires service, allowing the CPU to monitor one bit instead of four status registers. The other is available when the "status-affects-vector" mode is selected. By reading RR2 Channel B, the CPU can read a vector who's value will indicate that one or more of group of conditions has occurred, narrowing the field of possible conditions. See WR2 and RR2 in the Detailed Command Description section.

WAIT OPERATION

Wait Operation is intended to facilitate data transmission or reception using block move operations. If a block of data is to be transmitted, for example, the CPU can execute a String I/O instruction to the MPSC. After writing the first byte, the CPU will attempt to write a second byte immediately as is the case of block move. The MPSC forces the RDY signal low which inserts wait states in the CPU's write cycle until the transmit buffer is ready to accept a new byte. At that time, the RDY signal is high allowing the CPU to finish the write cycle. The CPU then attempts the third write and the process is repeated.

Similar operation can programmed for the receiver. During initialization, wait on transmit (WR1; D5 = 0)

Software Flow, Polled Operation



NOTES

- RR0; D0 is reset automatically when the data is read.
- 2. RR0; D2 is reset automatically when the data is written.

or wait on receive (WR1; D5 = 1) can be selected. The wait operation can be enabled/disabled by setting/resetting the Wait Enable Bit (WR1; D7).

NOTE:

CAUTION: ANY CONDITION THAT CAN CAUSE THE TRANSMITTER TO STOP (E.G., CTS GOES INACTIVE) OR THE RECEIVER TO STOP (E.G., RX DATA STOPS) WILL CAUSE THE MPSC TO HANG THE CPU UP IN WAIT STATES UNTIL RESET. EXTREME CARE SHOULD BE TAKEN WHEN USING THIS FEATURE.

INTERRUPT DRIVEN OPERATION

The MPSC can be programmed into several interrupt modes: Non-Vectored, 8085 vectored, and 8088/86 vectored. In both vectored modes, multiple MPSC's can be daisy-chained.

In the vectored mode, the MPSC responds to an interrupt acknowledge sequence by placing a call instruction (8085 mode) and interrupt vector (8085 and 8088/86 mode) on the data bus.

The MPSC can be programmed to cause an interrupt due to up to 14 conditions in each channel. The status of these interrupt conditions is contained in Read Registers 0 and 1. These 14 conditions are all directed to cause 3 different types of internal interrupt request for each channel: receive/interrupts, transmit interrupts and external/status interrupts (if enabled).

This results in up to 6 internal interrupt request signals. The priority of those signals can be programmed to one of two fixed modes:


Highest Priority Lowest Priority


RXA RXB TXA TXB EXTA EXTB


RXA TXA RXB TXB EXTA EXTB

The interrupt priority resolution works differently for vectored and non-vectored modes.

Hardware Configuration, Polled Operation








PRIORITY RESOLUTION: VECTORED MODE

Any interrupt condition can be accepted internally to the MPSC at any time, unless the MPSC's internal INTA signal is active, unless a higher priority interrupt is currently accepted, or if IPI is inactive (high). The MPSC's internal INTA is set on the leading (fall-

ing) edge of the first External INTA pulse and reset on the trailing (rising) edge of the second External INTA pulse. After an interrupt is accepted internally, and External INT request is generated and the IPO goes inactive. IPO and IPI are used for daisy-chaining MPSC's together.




The MPSC's internal INTA is set on the leading (falling) edge of the first external INTA pulse, and reset on the trailing (rising) edge of the second external INTA pulse. After an interrupt is accepted internally, and external INT request is generated and IPO goes inactive (high). IPO and IPI are used for daisy-chaining MPSC's together.

Each of the six interrupt sources has an associated In-Service latch. After priority has been resolved, the highest priority In-Service latch is set. After the In-Service latch is set, the $\overline{\text{INT}}$ pin goes inactive (high).

NOTE:

If the External $\overline{\text{INT}}$ pin is active and the IPI signal is pulled inactive high, the $\overline{\text{INT}}$ signal will also go inactive. $\overline{\text{IPI}}$ qualifies the External $\overline{\text{INT}}$ Signal.




Lower priority interrupts are not accepted internally while the In-Service latch is set. However, higher priority interrupts are accepted internally and a new external $\overline{\text{INT}}$ request is generated. If the CPU responds with a new INTA sequence, the MPSC will respond as before, suspending the lower priority interrupt.

If the External INT pin is active and the IPI signal is pulled

After the interrupt is serviced, the End-of-Interrupt (EOI) command should be written to the MPSC. This command will cause an internal pulse that is used to reset the In-Service Latch which allows service for lower priority interrupts in the daisy-chain to resume, provided a new INTA sequence does not start for a higher priority interrupt (higher than the highest under service). If there is no interrupt pending internally, the IPO follows IPI.



Non-Vectored Interrupt Timing



PRIORITY RESOLUTION: NON-VECTORED MODE

In non-vectored mode, the MPSC does not respond to interrupt acknowledge sequences. The INTA input (pin 27) must be pulled high for proper operation. The MPSC should be programmed to the Status-Affects-Vector mode, and the CPU should read RR2 (Ch. B) in its service routine to determine which interrupt requires service.


In this case, the internal pointer being set to RR2 provides the same function as the internal INTA sig-

nal in the vectored mode. It inhibits acceptance of any additional internal interrupts and its leading edge starts the interrupt priority resolution circuit. The interrupt priority resolution is ended by the leading edge of the read signal used by the CPU to retrieve the modified vector. The leading edge of read sets the In-Service latch and forces the external INT output inactive (high). The internal pointer is reset to zero after the trailing edge of the read pulse.

NOTE.

That if RR2 is specified but not read, no internal interrupts, regardless of priority, are accepted.





DAISY CHAINING MPSC

In the vectored interrupt mode, multiple MPSC's can be daisy-chained on the same $\overline{\text{INT}}$, $\overline{\text{INTA}}$ signals. These signals, in conjunction with the $\overline{\text{IPI}}$ and $\overline{\text{IPO}}$ allow a daisy-chain-like interrupt resolution scheme. This scheme can be configured for either 8085 or 8086/88 based system.

In either mode, the same hardware configuration is called for. The $\overline{\text{INT}}$ request lines are wire-OR'ed together at the input of a TTL inverter which drives the INT pin of the CPU. The $\overline{\text{INTA}}$ signal from the CPU drives all of the daisy-chained MPSC's.

The MPSC drives IPO (Interrupt Priority Output) inactive (high) if IPI (Interrupt Priority Input) is inactive (high), or if the MPSC has an interrupt pending.

The IPO of the highest priority MPSC is connected to the IPI of the next highest priority MPSC, and so on experience at the next highest priority MPSC, and so on experience at the next highest priority MPSC, and so on experience at the next highest at the next highest priority and the next priority and the ne

That if RR2 is specified but not read, no internal interrupts, regardless of priority, are accepted. If $\overline{|P|}$ is active (low), the MPSC knows that all higher priority MPSC's have no interrupts pending. The $\overline{|P|}$ pin of the highest priority MPSC is strapped active (low) to ensure that it always has priority over the rest


MPSC's Daisy-chained on an 8088/86 CPU should be programmed to the 8088/86 Interrupt mode (WR2; D4, D3 Ch. A). MPSC's Daisy-chained on an 8085 CPU should be programmed to 8085 interrupt mode 1 if it is the highest priority MPSC. In this mode, the highest priority MPSC issues the CALL instruction during the first INTA cycle, and the interrupting MPSC provides the interrupt vector during the following INTA cycles. Lower priority MPSC's should be programmed to 8085 interrupt mode 2.

MPSC's used alone in 8085 systems should be programmed to 8085 mode 1 interrupt operation.


PRIORITY RESOLUTION:

In non-vectored mode, the MPSC does not respond to interrupt acknowledge sequences. The INTA input to interrupt acknowledge sequences. The INTA input (pin 27) must be guilled high for proper operation. The MPSC should be programmed to the Status-Affects-Vector mode, and the CPU should read RR2 (Ch. 8) in its service routine to determine which interrupt regulates service.

in this case, the internal pointer being set to RR2 crovides the same function as the internal INTA sig-



DMA Timing



DMA OPERATION

Each MPSC can be programmed to utilize up to four DMA channels: Transmit Channel A, Receive Channel A, Transmit Channel B, Receive Channel B. Each DMA Channel has an associated DMA Request line. Acknowledgement of a DMA cycle is done via normal data read or write cycles. This is accomplished by encoding the DACK signals to generate A₀, A₁, and CS and multiplexing them with the normal A₀, A₁, and CS signals.

PERMUTATIONS


Channels A and B can be used with different system interface modes. In all cases it is possible to poll the MPSC. The following table shows the possible per-

mutations of interrupt, wait, and DMA modes for channels A and B. Bits D_1 , D_0 of WR2 Ch. A determine these permutations.

Permutation WR2 Ch. A		Channel A	Channel B	
D ₁	D ₀	77 2 2		
0 0	0	Wait Interrupt Polled	Wait Interrupt Polled	
0	1	DMA Polled	Interrupt Polled	
1	0	DMA Polled	DMA Polled	

NOTE:

D1, D0 = 1, 1 is illegal.





PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

Asynchronous Operation

At the end of transmission, the CPU must issue "Reset Transmit Interrupt/DMA Pending" command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. The CRC bytes are not to be used for CRC verification. Residue bits may be contained in the first CRC byte. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1: D6) and residue code (RR1; D3, D2, D1) may be checked.

Status Register RR2

RR2 contains the vector which gets modified to indicate the source of interrupt (See the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrrupt is generated, otherwise it will indicate the previous state.

Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

Transmit Under-run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit under-run/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/ EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter under-runs at the end of the frame. CRC check bytes are appended to the frame/message. The transmit under-run/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset before the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3; D1 = 1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

EOI Command

EOI command can only be issued through channel A irrespective of which channel had generated the interrupt.

Priority in DMA Mode

There is no priority in DMA mode between the following four signals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature of physics 2.4040002 nl Under Bias0°C to +70°C Storage Temperature (Ceramic Package)-65°C to +150°C (Plastic Package) -40°C to +125°C Voltage on Any Pin with Respect to Ground -0.5V to +7.0V *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$

Symbol	Parameter	Min	Max	Units	Test Conditions
Villaum us	Input Low Voltage	-0.5	+0.8	٧	Non-Vectored Mode
VIH	Input High Voltage	+2.0	V _{CC} + 0.5	igurVaint i	n son-vectored mode, the
VOL	Output Low Voltage		+0.45	I be V d la	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	+2.4	- Suprementative	VA728	ΙΟΗ = 200 μΑ
I _{IL}	Input Leakage Current		±10	μΑ	$V_{IN} = V_{CC}$ to 0V
OFL 8 / 90	Output Leakage Current	sol taev	±10	μΑ	V _{OUT} = V _{CC} to 0.45V
Icc	V _{CC} Supply Current	by settlin	200	mA	When receiving data in SD

1. For Extended Temperature EXPRESS, use MIL8274 electrical Parameters.


CAPACITANCE TA = 25°C: VCC = GND = 0V

Symbol	Parameter 029M	Min	Max	Units	Test Conditions
CIN	Input Capacitance	90	10	pF	f _C = 1 MHz
Cournella	Output Capacitance	um	15	pF	Unmeasured pins
C _{I/O}	Input/Output Capacitance		20	pF e	returned to GND



A.C. CHARACTERISTICS TA = 0°C to +70°C; VCC = +5V ±10%

Symbol	Parameter	Min	Max	Units	Test Conditions
tcy	CLK Period	250	4000	ns	0:2
tCL	CLK Low Time	105	2000	ns	S X
tch	CLK High Time	105	2000	ns	en.o
tr	CLK Rise Time	0	30	ns	A C. Tosting, Indula sup dri
tys-sprose	CLK Fall Time	0	30	ns	for a Logic "O". Thring no
t _{AR}	A0, A1 Setup to RD ↓	0		ns	
t _{AD}	A0, A1 to Data Output Delay		200	ns	C _L = 150 pF
t _{RA}	A0, A1 Hold after RD↑	0		ns	ASSESSATION AND A
t _{RD}	RD ↓ to Data Output Delay		200	ns	C _L = 150 pF
t _{RR}	RD Pulse Width	250		ns	SLOCK CYCLE
t _{DF}	Output Float Delay		120	ns	
t _{AW}	CS, A0, A1 Setup to WR↓	v 0		ns	
t _{WA}	CS, A0, A1 Hold after WR↑	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR ↑	150		ns	
t _{WD}	Data Hold after WR↑	0		ns	Territoria de la constante de
tpi	IPI Setup to INTA ↓	0	lime Holm	ns	
tip-solor	IPI Hold after INTA ↑	10		ns	
t _{II}	INTA Pulse Width	250		ns	
tpipo	ĪPĪ ↓ to ĪPŌ Delay		100	ns	EAD CYCLE
t _{ID}	INTA ↓ to Data Output Delay		200	ns	
tca	RD or WR to DRQ ↓		150	ns	*/
t _{RV}	Recovery Time Between Controls	300		ns	CS. NO. AT
tcw	CS, A0, A1 to RDY _A or RDY _B Delay	e Creation and textile	140	ns	4 1
tDCY	Data Clock Cycle	4.5		tcy	
tDCL	Data Clock Low Time	180	1 2	ns	
tDCH	Data Clock High Time	180	1	ns	RD .
t _{TD}	TxC to TxD Delay (x1 Mode)	Sing and selected translations and	300	ns	
t _{DS}	RxD Setup to RxC↑	0		ns	
tDH	RxD Hold after RxC↑	140		ns	
tITD	TxC to INT Delay	×4	6	tcy	,00-,00
t _{IRD}	RxC to INT Delay	7	10	tcy	
tpL	CTS, CD, SYNDET Low Time	200		ns	
t _{PH} sorom	CTS, CD, SYNDET High Time	200		ns	
t _{IPD}	External INT from CTS, CD, SYNDET		500	ns	









WAVEFORMS (Continued)


WRITE CYCLE



DMA CYCLE




READ/WRITE CYCLE (SOFTWARE POLLED MODE)



1. INTA signal as RD signal. 2. IPI signal acts as CS signal









SERIAL COMMUNICATIONS CONT




WAVEFORMS (Continued)

TRANSMIT DATA CYCLE





OTHER TIMING





82530/82530-6 SERIAL COMMUNICATIONS CONTROLLER (SCC)

- Two Independent Full Duplex Serial Channels
- On Chip Crystal Oscillator, Baud-Rate Generator and Digital Phase Locked Loop for Each Channel
- Programmable for NRZ, NRZI or FM Data Encoding/Decoding
- Diagnostic Local Loopback and Automatic Echo for Fault Detection and Isolation
- System Clock Rates:
 - -4 MHz for 82530
 - -6 MHz for 82530-6
- Max Bit Rate (6 MHz)
 - Externally Clocked: 1.5 Mbps Self-Clocked: 375 Kbps FM CODING 187 Kbps NRZI CODING 93 Kbps Asynchronous
- Interfaces with Any INTEL CPU, DMA or I/O Processor
- Available in 40 Pin DIP and 44 Lead PLCC

- Available in Express Version
- Asynchronous Modes
 - -5-8 bit Character; Odd, Even or No Parity; 1, 1.5 or 2 Stop Bits
 - Independent Transmit and Receive Clocks. 1X, 16X, 32X or 64X Programmable Sampling Rate
 - Error Detection: Framing, Overrun and Parity
 - Break Detection and Generation
- **■** Bit Synchronous Modes
 - SDLC Loop/Non-Loop Operation
 - CRC-16 or CCITT Generation
 Detection
 - Abort Generation and Detection
 - I-field Residue Handling
 - CCITT X.25 Compatible
- **■** Byte Synchronous Modes
 - Internal or External Character
 Synchronization (1 or 2 Characters)
 - Automatic CRC Generation and Checking (CRC 16 or CCITT)
 - IBM Bisync Compatible


The INTEL 82530 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. It is designed to interface high speed communications lines using Asynchronous, Byte synchronous and Bit synchronous protocols to INTEL's microprocessors based systems. It can be interfaced with Intel's MCS51/96, iAPX86/88/186 and 188 in polled, interrupt driven or DMA driven modes of operation.

The SCC is a 40-pin device manufactured using INTEL's high-performance HMOS* II technology.

SE-SOIOST TIMMER TIMMER OF THE PROPERTY OF THE

* HMOS is a patented process of Intel Corporation.





2-151





Figure 2. Pin Configurations

The following section describes the pin functions of the SCC. Figure 2 details the pin assignments.

Table 1. Pin Description

Symbol	Pi	n No.	Туре	Name and Function
Oymbol	DIP	PLCC	.,,,,	STR./MEQ. 4-c
DB ₀	40	1	1/0	DATA BUS: The Data Bus lines are bi-directional three-state lines
DB ₁	1	2	1/0	which interface with the system's Data Bus. These lines carry dat
DB ₂	39	44	1/0	and commands to and from the SCC.
DB ₃	2	3	1/0	
DB ₄	38	43	1/0	
DB ₅	3	4	1/0	
DB ₆	37	42	1/0	
DB ₇	4	5	1/0	
ĪNT	5	6	Onen	INTERRUPT REQUEST: The interrupt signal is activated when the SCC requests an interrupt. It is an open drain output.
IEO	6	7	0	INTERRUPT ENABLE OUT: IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.
IEI	7	8	I	INTERRUPT ENABLE IN: IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.





Symbol	Pi	No.	Туре	Name and Function
Cymbol	DIP	PLCC	урс	019 910
S) bit in ATAI to E. Low. When to Enable is in Enable is to Enable is to Enable in the Enable in	eog la uA ba Mgm	sebom	Request the Parameter Firense Follous	INTERRUPT ACKNOWLEDGE: This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When RD becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). INTA is latched by the rising edge of CLK.
Vcc	9	10	State 9	POWER: +5V Power supply.
RDY _A /REQ _A RDY _B /REQ _B	10 30	11 34	0 0	READY/REQUEST: (output, open-drain when programmed for a Ready function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Ready lines to synchronize the CPU to the SCC data rate. The reset state is Ready.
SYNC _A SYNC _B	e the e Sch		:aalda:	SYNCHRONIZATION: These pins can act either as inputs, outputs or part of the crystal oscillator circuit. In the Asynchronous receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and CD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 9) but have no other function.
	lod ne	USO er	ir Iqums	In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven LOW two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC.
	em riş		is signa three SU mmand is the 5	In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of characters boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.
RTxC _A RTxC _B B as be			stêljo d i eint be V bns C nego be	RECEIVE/TRANSMIT CLOCKS: These pins can be programmed in several different modes of operation. In each channel, RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase Locked Loop. These pins can be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.
RxD _A RxD _B	13	14 31	aten the	RECEIVE DATA: These lines receive serial data at standard TTL levels.
TRxC _A TRxC _B	14 26	15 30	1/0	TRANSMIT/RECEIVE CLOCKS: These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.
TxD _A TxD _B	15 25	16 29	0	TRANSMIT DATA: These output signals transmit serial data at standard TTL levels
DTR _A /REQ _A DTR _B /REQ _B	16 24	19 27	0	DATA TERMINAL READY/REQUEST: These outputs follow the state programmed into the DTR bit. They can also be used as general purpose outputs or as Request lines for a DMA controller.



Table 1. Pin Description (Continued)

Symbol	Pin No.		Туре	Name and Function lodmy?
Symbol	DIP	PLCC	урс	DIP PLOC
	23		role One S	REQUEST TO SEND: When the Request to Send (RTS) bit in Write Register 5 is set (Figure 10), the RTS signal goes Low. Whe the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.
CTS _A CTS _B		21 25	redrain who program to synchromate your synchromate is can act to the As	CLEAR TO SEND: If these pins are programmed as Auto Enables a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.
CD _A CD _B	19 21	22 24	ted), these one point in Fread with the pouts. In the pouts of the control of the	CARRIER DETECT: These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic leve transitions.
CLK	20	23	ies after ti 1. Charact mediately	CLOCK: This is the system SCC clock used to synchronize internationals.
GND	31	35		GROUND
D/C rullw evide en	32	37	ode (Mone se pins ac dock cyd	DATA/COMMAND SELECT: This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.
		des 38 de ni (aoris		CHIP SELECT: This signal selects the SCC for a read or write operation.
A/B	34	99 39 10 ed nso si	These pin	CHANNEL A/CHANNEL B SELECT: This signal selects the channel in which the read or write operation occurs.
WR yerr build eniq see leteral	35 of 1.000	100 40 m		WRITE: When the SCC is selected this signal indicates a write operation. The coincidence of RD and WR is interpreted as a reset.
RD 636b	basbas	41 41 see	l .81 1 so	READ: This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrup.



The Intel 82350 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. The SCC functions as a serialto-parallel, parallel-to-serial convertor/controller. The SCC can be software-configured to satisfy a wide range of serial communications applications. The device contains sophisticated internal functions including on-chip baud rate generators, digital phase locked loops, various data encoding and decoding schemes, and crystal oscillators that reduce the need for external logic.

In addition, diagnostic capabilities-automatic echo and local loopback-allow the user to detect and isolate a failure in the network. They greatly improve the reliability and fault isolation of the system.

The SCC handles Asynchronous formats, Synchronous byte-oriented protocols such as IBM Bisync, and Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (Terminal, Personal Computer, Peripherals, Industrial Controller, Telecommunication sytem, etc.).

The 82530 can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem control in both channels. In applications where these controls are not needed. the modem control can be used for general purpose 1/0.

The Intel 82530 is designed to support Intel's MCS51/96, iAPX 86/88 and iAPX 186/188 families.

ARCHITECTURE

The 82530 internal structure includes two full-duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non-multiplexed CPU bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface modems or other external devices.

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control

GENERAL DESCRIPTION CONTROL OF THE INDUSTRIES AND I gram control. All of the modem control signals are general-purpose in nature and can optionally be used for functions other than modem control.

> The register set for each channel includes ten control (write) registers, two synchronous character (write) registers, and four status (read) registers. In addition, each baud rate generator has two (read/ write) registers for holding the time constant that determines the baud rate. Finally, associated with the interrupt logic is a write register for the interrupt vector accessible through either channel, a write-only Master Interrupt Control register and three read registers; one containing the vector with status information (Channel B only), one containing the vector without status (A only), and one containing the Interrupt Pending bits (A only).

> The registers for each channel are designated as follows: stange elst build to end tangu

> WR0-WR15-Write Registers 0 through 15. RR0-RR3, RR10, RR12, RR13, RR15-Read Registers 0 through 3, 10, 12, 13, 15.

> Table 2 lists the functions assigned to each read or write register. The SCC contains only one WR2 and WR9, but they can be accessed by either channel. All other registers are paired (one for each channel).

DATA PATH

The transmit and receive data path illustrated in Figure 3 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of highspeed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode (the character length in asynchronous modes also determines the data path).

The transmitter has an 8-bit transmit data buffer register loaded from the internal data bus and a 20-bit transmit shift register that can be loaded either from the sync-character registers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).






ong asbau signi loutrop and vo Table 2. Read and Write Register Functions of the state of the st

READ RR0	REGISTER FUNCTIONS Transmit/Receive buffer status and Exter-	WRITE WR0	REGISTER FUNCTIONS CRC initialize, initialization commands for
noo ne	nal status med accept on seal register and		the various modes, shift right/shift left command
RR1 RR2	Special Receive Condition status Modified interrupt vector (Channel B only)	WR1	Command Transmit/Receive interrupt and data transfer mode definition
	Unmodified interrupt (Channel A only)	WR2	Interrupt vector (accessed through either channel)
RR3	Interrupt Pending bits 10111 1010000000000000000000000000000	WR3	Receive parameters and control
	(Channel A only)	WR4	Transmit/Receive miscellaneous parameters and modes
RR8	Receive buffer no (vino a lennario) not	WR5	Transmit parameters and controls
RR10	Miscellaneous status	WR6	Sync characters or SDLC address field
RR12	Lower byte of baud rate generator time constant	WR7	Sync character or SDLC flag
RR13	Upper byte of baud rate generator time	WR8	Transmit buffer
	constant	WR9	Master interrupt control and reset (ac-
RR15			cessed through either channel)
		WR10	Miscellaneous transmitter/receiver control bits
		WR11	Clock Mode control
	Table 2 lists the functions assigned to each write register. The SCC contains only one MR9, but they can be accessed by either	WR12	Lower Byte of baud rate generator time constant
		WR13	Upper Byte of baud rate generator time constant
	DATA PATH	WR14 WR15	Miscellaneous control bits External/Status interrupt control

ister lo transn the sy

output (TxD).





FUNCTIONAL DESCRIPTION

The functional capabilities of the SCC can be described from two different points of view: as a data communications device, it transmits and receives data in a wide variety of data communications protocols; as a microprocessor peripheral, it interacts with the CPU and provides vectored interrupts and handshaking signals.

DATA COMMUNICATIONS CAPABILITIES

The SCC provides two independent full-duplex channels programmable for use in any common asynchronous or synchronous data-communications protocol. Figure 4 and the following description briefly detail these protocols.

Asynchronous Modes

Transmission and reception can be accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic

interrupts the CPU both at the start and at the end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB). If the Low does not persist (as in the case of a transient), the character assembly process does not start.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids the interpretation of a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit begins.

The SCC does not require symmetric transmit and receive clock signals—a feature allowing use of the wide variety of clock sources. The transmitter and receiver can handle data at a rate of 1, ½16, ½2 or 1/64 of the clock rate supplied to the receive and transmit clock inputs. In the asynchronous modes, a data rate equal to the clock rate, 1x mode, requires external synchronization. In asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.




Figure 4. SCC Protocols



Synchronous Modes

The SCC supports both byte-oriented and bit-oriented synchronous communication. Synchronous-byte-oriented protocols can be handled in several modes allowing character synchronization with a 6-bit or 8-bit synchronous character (Monosync), any 12-bit or 16-bit synchronous pattern (Bisync), or with an external synchronous signal. Leading synchronous characters can be removed without interrupting the CPU.

5- or 7-bit synchronous characters are detected with 8- or 16-bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 5.

CRC checking for Synchronous byte-oriented mode is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM Bisync.

Both CRC-16 (X¹⁶ + X¹⁵ + X² + 1) and CCITT (X¹⁶ + X¹² + X⁵ + 1) error checking polynomials are supported. Either polynomial may be selected in all synchronous modes. Users may preset the CRC generator and checker to all 1s or all 0s. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows for high-speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 6-, 8-, or 16-bit synchronous characters, regardless of the programmed character length.

The SCC supports synchronous bit-oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message, the SCC automatically transmits the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line con-

sisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, an external status interrupt warns the CPU of this status change so that an abort may be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent allowing reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC mode and provides a synchronization signal on the SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user-selected address or to a global broadcast address. In this mode, frames not matching either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special condition only (end-of-frame) can be selected. The receiver automatically deletes all 0s inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1s or all 0s. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in any 1X mode. The parity options available in asynchronous modes are available in synchronous modes.

The SCC can be conveniently used under DMA control to provide high-speed reception or transmission.




Figure 5. Detecting 5- or 7-Bit Synchronous Characters



In reception, for example, the SCC can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SCC then issues an end-of-frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received. The CPU may also enable the DMA first and have the SCC interrupt only on end-of-frame. This procedure allows all data to be transferred via DMA.

SDLC LOOP MODE

The SCC supports SDLC Loop mode in addition to normal SDLC. In a loop topology, there is a primary controller station that manages the message traffic flow and any number of secondary stations. In Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode can act as a controller (Figure 6).




Figure 6. An SDLC Loop

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop, and in fact must pass these messages to the rest of the loop by retransmitting them with a one-bit-time delay. The secondary station can place its own message on the loop only at specific times. The controller signals that secondary stations may transmit messages by sending a special character, called an EOP (End of Poll), around the loop. The EOP character is the bit pattern 111111110. Because of zero

insertion during messages, this bit pattern is unique and easily recognized.

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary one of the EOP to a zero before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations further down the loop with messages to transmit can then append their messages to the message of the first secondary stations without messages to send merely echo the incoming messages and are prohibited from placing messages on the loop (except upon recognizing an EOP).

SDLC Loop mode is a programmable option in the SCC. NRZ, NRZI, and FM coding may all be used in SDLC Loop mode.

BAUD RATE GENERATORS

Each channel in the SCC contains a programmable Baud rate generator. Each generator consists of two 8-bit time constant registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on the output producing a square wave. On startup, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching zero, the value in the time constant register is loaded into the counter, and the process is repeated. The time constant may be changed at any time, but the new value does not take effect until the next load of the counter.

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the digital phase-locked loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out via the TRxC pin.

The following formula relates the time constant to the baud rate. (The baud rate is in bits/second, the BR clock frequency is in Hz, and clock mode is 1, 16, 32, or 64.)



Table 3. Time Constant Values for Standard Baud Rates at BR Clock = 3.9936 MHz

Rate (BAUD)	Time Constant (decimal notation)	Error
19200	102	1
9600	206	morning or other particular
7200	275	0.12%
4800	414	_
3600	553	0.06%
2400	MART MATERIA 830	minimum promise
2000	996	0.04%
1800	1107	0.03%
1200	1662	_
600	3326	- Property
300	6654	-1-1
150	13310	-
134.5	14844	0.0007%
110	18151	0.0015%
75	26622	_
50	39934	-1

DIGITAL PHASE LOCKED LOOP

The SCC contains a digital phase locked-loop (DPLL) to recover clock information from a data-stream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the datastream, to construct a clock for the data. This clock may then be used as the SCC receive clock, the transmit clock, or both.

For NRZI coding, the DPLL counts the 32X clock to create nominal bit times. As the 32X clock is counted, the DPLL is searching the incoming datastream for edges (either 1/0 or 0/1). Whenever an edge is detected, the DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 1 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the datastream should occur between counts 15 and 16 and between counts 31 and 0. The DPLL looks for edges only during a time centered on the ¹⁵/₁₆ counting transition.

The 32X clock for the DPLL can be programmed to come from either the RTxC input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC via the TRxC pin (if this pin is not being used as an input).

DATA ENCODING

The SCC may be programmed to encode and decode the serial data in four different ways (Figure 7).

In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI encoding, as 1 is represented by no change in level and a 0 is represented by a change in level. In FM1 (more properly, bi-phase mark) a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell and a 0 is represented by no additional transition at the center of the bit cell. In FMo (bi-phase space), a transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode and programming the receiver for NRZ data. Manchester encoding alwavs produces a transition at the center of the bit cell. If the transition is 0/1 the bit is a 0. If the transition is 1/0 the bit is a 1.

AUTO ECHO AND LOCAL LOOPBACK

The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in asynchronous modes, but works in synchronous and SDLC modes as well. In Auto Echo mode TxD is RxD. Auto Echo mode can be used with NRZI or FM encoding with no additional delay, because the datastream is not decoded before retransmission. In Auto Echo mode, the CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and READY/REQUEST on transmit.

The SCC is also capable of local loopback. In this mode, TxD is RxD just as in Auto Echo mode. However, in Local Loopback mode, the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out via TxD). CTS and CD inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopback works in asynchronous, synchronous and SDLC modes with NRZ, NRZI or FM coding of the data stream.

SERIAL BIT RATE

To run the 82530 (4 MHz/6 MHz) at 1/1.5 Mbps the receive and transmit clocks must be externally generated and synchronized to the system clock. If the serial clocks (RTxC and TRxC) and the system clock (CLK) are asynchronous, the maximum bit rate is 880 Kbps/1.3 Mbps. For self-clocked operation, i.e using the on chip DPLL, the maximum bit rate is 125/187 Kbps if NRZI coding is used and 250/375 Kbps if FM coding is used.




Figure 7. Data Encoding Methods

Table 4. Maximum Bit Rates

	1 41210		
System Clock	System Clock/ Serial Clock	Serial Bit Rate	mont notismoth adole to open at LLPIC IPC ent philo Conditions AN mill mean
4 MHz		2011 1011	Serial clocks synchronized with system clock. Refer to parameter #3 and 10 in general timings.
6 MHz	Echo mode, the	ofuA .	Serial clocks synchronized with system clock. Refer to parameter #3 and #10 in general timings.
4 MHz			Serial clocks and system clock asynchronous.
6 MHz	4.5	1.3 Mbps	Serial clocks and system clock asynchronous
	SCC is also capab	lenime!	g the next counting cycle), producing a ount closer to the center of the bit cell.
4 MHz 6 MHz	32 32	125 Kbps 187 Kbps	or FM encoding, the DPLL still counts from
4 MHz 6 MHz 4 MHz 6 MHz	16 16 16	250 Kbps 375 Kbps 62.5 Kbps	at with a cycle corresponding to two bitnen the DPLL is tocked, the clock edge stastream should occur between counts fat between counts 31 and 0. The DPLL is the counts 31 and 0.
	6 MHz 4 MHz 4 MHz 4 MHz 4 MHz 4 MHz 6 MHz 4 MHz 6 MHz 6 MHz	Člock Serial Clock 4 MHz 4 6 MHz 4.5 6 MHz 4.5 4 MHz 4.5 4 MHz 32 4 MHz 16 6 MHz 16 4 MHz 16	Clock Serial Clock Serial Bit Hate 4 MHz 4 1 Mbps 6 MHz 4.5 880 Kbps 6 MHz 4.5 1.3 Mbps 4 MHz 32 125 Kbps 6 MHz 32 187 Kbps 4 MHz 16 250 Kbps 6 MHz 16 375 Kbps 4 MHz 16 62.5 Kbps

I/O INTERFACE CAPABILITIES

The SCC offers the choice of Polling, Interrupt (vectored or nonvectored) and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

chronous, synchronous and SDLC modes with NR2

POLLING rumbsom ent supportentes ers (ALO)

All interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, end-of-frame in SDLC mode sets a bit in one of these status registers. The idea behind polling is for the CPU to periodically read a status register until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

intel

INTERRUPTS | enil reauper is as to (0 = eq

When a SCC responds to an Interrupt Acknowledge signal (INTA) from the CPU, an interrupt vector may be placed on the data bus. This vector is written in WR2 and may be read in RR2A or RR2B (Figures 9 and 10).

To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bits is straightforward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts may be requested. The IE bits are write-only.

The other two bits are related to the interrupt priority chain (Figure 8). As a peripheral, the SCC may request an interrupt only when no higher-priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down INT. The CPU then responds with INTA, and the interrupting device places the vector on the data bus.

In the SCC, the IP bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the INT output is pulled Low, requesting an interrupt. In the SCC, if the IE bit is not set by enabling interrupts, then the IP for that source can never be set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled Low and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

There are three types of interrupts: Transmit, Receive and External/Status interrupts. Each interrupt type is enabled under program control with Channel A having higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted when the transmit buffer becomes empty. (This implies that the transmitter must have had a data character written into it so that it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on First Receive Character or Special Receive condition.
- Interrupt on all Receive Characters or Special Receive condition.
- Interrupt on Special Receive condition only.

Interrupt-on-First-Character or Special-Condition and Interrupt-on-Special-Condition-Only are typically used with the Block Transfer mode. A Special-Receive-Condition is one of the following: receiver overrun, framing error in Asynchronous mode, End-of-Frame in SDLC mode and, optionally, a parity error. The Special-Receive-Condition interrupt is different from an ordinary receive character available interrupt only in the status placed in the vector




Figure 8. Daisy Chaining SCC's



during the Interrupt-Acknowledge cycle. In Interrupt on First Receive Character, an interrupt can occur from Special Receive conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, CD, and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition, or a zero count in the baud rate generator, or by the detection of a Break (asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode this feature allows secondary stations to recognize the wishes of the primary station to regain control of the loop during a poll sequence, a revision off, beldens nertW (.vigme

CPU/DMA BLOCK TRANSFER

The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode uses the READY/REQUEST output in conjunction with the READY/REQUEST output can be defined under software control as a READY line in the CPU Block Transfer mode (WR1;

D6 = 0) or as a request line in the DMA Block Transfer mode (WR1; D6 = 1). To a DMA controller, the SCC REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, The READY line indicates that the SCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The DTR/REQUEST line allows full-duplex operation under DMA control.

PROGRAMMING lement on been at notice vent

Each channel has fifteen Write registers that are individually programmed from the system bus to configure the functional personality of each channel. Each channel also has eight Read registers from which the system can read Status, Baud rate, or Interrupt information.

Only the four data registers (Read, Write for channels A and B) are directly selected by a High on the D/ \overline{C} input and the appropriate levels on the \overline{RD} , \overline{WR} and A/ \overline{B} pins. All other registers are addressed indirectly by the content of Write Register 0 in conjunction with a Low on the D/ \overline{C} input and the appropriate levels on the \overline{RD} , \overline{WR} and A/ \overline{B} pins. If bit 3 in WW0 is 1 and bits 4 and 5 are 0 then bits 0, 1, 2 address the higher registers 8 through 15. If bits 3, 4, 5 contain a different code, bits 0, 1, 2 address the lower registers 0 through 7 as shown on Table 5.

Writing to or reading from any register except RR0, WR0 and the Data Registers thus involves two operations.

augmontoniza ni tomo on Table 5. Register Addressing

	Point High" de in WR0	D2 in V	D1 VR0	DO DO	Write Register	Read Register
High II	Either Way	ni vXo iqu	meinix -	ource Xan nev	a hadi Data edi ne	Data Data
Low	Not True	0	0	O ERR	its are reodable in	r be selo The IP o
Low	Not True	0	0	1	1	1
Low	Not True	0	1	0	2	2
Low	Not True	0	1	1 1	3	3
Low	Not True	1 2	0	0	1000 H	(0)
Low	Not True	1	0	1	5	(1)
Low	Not True	oat काम पान	ved-seb rat	O THE ATTE	WH TOO-160 IN	(2)
Low	Not True	118 9	1	1 1	77	(3)
Low	True	0	0	0	Data	Data
Low	True	0	0	1	9	> <u>ven-oed</u>
Low	True	0	1	0	10	10
Low	True	0	1	1	11 - 2	(15)
Low	True	1	0	0	12	12
Low	True	1	0	1	13 V8	13
Low	True	1	1	0	14	(10)
Low	True	han	1	1 1	15	15



First write the appropriate code into WR0, then follow this by a write or read operation on the register thus specified. Bits 0 through 4 in WW0 are automatically cleared after this operation, so that WW0 then points to WR0 or RR0 again.

Channel A/Channel B selection is made by the A/ \overline{B} input (High = A, Low = B)

The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first. Then the interrupt mode would be set, and finally, receiver or transmitter enable.

READ REGISTERS

The SCC contains eight read registers (actually nine, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two registers

(RR12 and RR13) may be read to determine the baud rate generator time constant. RR2 contains either the unmodified interrupt vector (Channel A) or the vector modified by status information (Channel B). RR3 contains the Interrupt Pending (IP) bits (Channel A). Figure 9 shows the formats for each read register.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring: e.g. when the interrupt vector indicates a Special Receive Condition interrupt, all the appropriate error bits can be read from a single register (RR1).

WRITE REGISTERS

The SCC contains 15 write registers (16 counting WR8, the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. In addition, there are two registers (WR2 and WR9) shared by the two channels that may be accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits. Figure 10 shows the format of each write register.






Figure 9. Read Register Bit Functions












Figure 9. Read Register Bit Functions (Continued)











Figure 9. Read Register Bit Functions (Continued)










Figure 10. Write Register Bit Functions












Figure 10. Write Register Bit Functions (Continued)












Figure 10. Write Register Bit Functions (Continued)










Figure 10. Write Register Bit Functions (Continued)










Figure 10. Write Register Bit Functions (Continued)






Figure 10. Write Register Bit Functions (Continued)

82530 TIMING

The SCC generates internal control signals from $\overline{\text{WR}}$ and $\overline{\text{RD}}$ that are related to CLK. Since CLK has no phase relationship with $\overline{\text{WR}}$ and $\overline{\text{RD}}$, the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to CLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the rising edge of $\overline{\text{WR}}$ or $\overline{\text{RD}}$ in the first transaction in-

volving the SCC to the falling edge of $\overline{\text{WR}}$ or $\overline{\text{RD}}$ in the second transaction involving the SCC. This time, T_{REC} must be at least 6 CLK cycles plus 130 ns, for the 82530-6.

Read Cycle Timing

Figure 11 illustrates Read cycle timing. Addresses on A/ \overline{B} and D/ \overline{C} and the status on \overline{INTA} must remain stable throughout the cycle. If \overline{CS} falls after \overline{RD} falls or if it rises before \overline{RD} rises, the effective \overline{RD} is shortened.





Figure 11. Read Cycle Timing

ind I

Figure 12 illustrates Write cycle timing. Addresses on A/B and D/C and the status on INTA must remain stable throughout the cycle. If CS falls after WR falls or if it rises before WR rises, the effective WR is shortened.

Figure 13 illustrates Interrupt Acknowledge cycle timing. Between the time \overline{INTA} goes Low and the falling edge of \overline{RD} , the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when \overline{RD} falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to \overline{RD} Low by placing its interrupt vector on D_0-D_7 and it then sets the appropriate Interrupt-Under-Service internally.





ABSOLUTE MAXIMUM RATINGS*

Respect to Ground-0.5V to +7.0V

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS T_C = 0°C to 70°C; V_{CC} = +5V ±5%

Symbol	Parameter	250	Min	Max en	Units	Test Conditions
VIL	Input Low Voltage	08	-0.3	+0.8	W of Wenbb A	WAI 8
VIH	Input High Voltage	0	+2.4	V _{CC} + 0.3	AddreS to W	7 tWA
Vol	Output Low Voltage	08	H H H	+0.45	R of Verbb A	I _{OL} = 2.0 mA
Voн	Output High Voltage	0	+2.4	emiT bloH 主	Address to R	$I_{OH} = -250 \mu A$
JIL.	Input Leakage Current	9		em±10.62	HITA AUGER	0.4V to 2.4V
loL	Output Leakage Current	toos	(1 0)	M Set 01 ± ne (N	ΑνμΑ ΑΤΙ	0.4V to 2.4V
lcc	V _{CC} Supply Current	0		250	mA AT	

CAPACITANCE T_C = 25°C; V_{CC} = GND = 0V

Symbol

Parameter

CIN	Input Car	pacitance	0	on 1000 HW pF 100	$f_c = 1 MHz$	37	
COUT	Output C	apacitance	0	15 PF PF	Unmeasure		
C _{1/O}	Input/Ou	tput Capac	itance	20 pF	returned to GND		
Bu	0		0	CS Low to RD 1, Setup Time (Note 1)	FJOI	19	
				CS to RD 1 Hold Time (Note 1)			
	150						

Min

Max

Units

Test Conditions



A.C CHARACTERISTICS $T_C = 0$ °C to +70°C; $V_{CC} = +5V \pm 5\%$

READ AND WRITE TIMING

the opera	dicated in	ather conditions above trose in	8253	0 (4 MHz)	82530-6	(6 MHz)	POSTO:
Number	Symbol	Parameter and	Min	Max	Min	Max	Units
150%6	tCL	CLK Low Time the chebral to	105	2000	70	1000	ns
2	tCH	CLK High Time	105	2000	70	1000	ns
3	tf	CLK Fall Time		20		10	ns
4	tr	CLK Rise Time	0°C to 7 0°	20	TERIST	15	ns
ar5 lib	tCY	CLK Cycle Time	250	4000	165	2000	ns
6	tAW	Address to WR ↓ Setup Time	80	egatio	/ we or un		ns
7	tWA .	Address to WR ↑ Hold Time	0	oltage	0.00		ns
8	tAR	Address to RD ↓ Setup Time	80	Voltage	No 10 Octor		ns
A9 089	tRA HO	Address to RD ↑ Hold Time	0	Voltage	giH oghu		ns
10 V	tic VIII	INTA to CLK ↑ Setup Time	5	ge Current	piae 5 uga		ns
11 V	tlW	INTA to WR ↓ Setup Time (Note 1)	200	age Current	55		ns
12	tWI	INTA to WR ↑ Hold Time	0	Current	199 0 00V		ns
13	tIR	INTA to RD ↓ Setup Time (Note 1)	200		55		ns
14	tRI	INTA to RD ↑ Hold Time	- 000	e apV:0°	0	DHATIO	ns
15	tCl	INTA to CLK ↑ Hold Time	100	refeme	100	lod	ns
16	tCLW	CS Low to WR ↓ Setup Time	0	citance	geo Orani		ns
17	tWCS	CS to WR ↑ Hold Time	0	eonatione	0,0,0		ns
18	tCHW	CS High to WR ↓ Setup Time	100	ut Capacita	5 on		ns
19	tCLR	CS Low to RD ↓ Setup Time (Note 1) 0		0		ns
20	tRCS	CS to RD ↑ Hold Time (Note 1)	0		0		ns
21	tCHR	CS High to RD ↓ Setup Time (Note 1) 100		5		ns
22	tRR	RD Low Time (Note 1)	390		150		ns
23	Null	Parameter Deleted	,				
24	tRDI	RD ↑ to Data Not Valid Delay	0		0	Alexander	ns
25	tRDV	RD ↓ to Data Valid Delay		250		105	ns
26	tDF	RD ↑ to Output Float Delay (Note 2)		70		45	ns

NOTES:

Parameter does not apply to Interrupt Acknowledge transactions.
 Float delay is defined as the time required for a +0.5V change in the output with a maximum D.C. load and minimum A.C. load.

DB0-DB7 READ


DB0-DB7 WRITE

READY/REQ

READY/REQ REQUEST DTR/REQ REQUEST

WR

23-



-(22)

-(31)

-(32)

25)-

-27)-

29-

24)-

(28)

26

-30

230834-36

Figure 14. Read and Write Timing 2-177



INTERRUPT ACKNOWLEDGE TIMING, RESET TIMING, CYCLE TIMING

Number	Symbol	Parameter	82530	(4 MHz)	82530-6	(6 MHz)	Units
Hamber	Symbol	Parameter	Min	Max	Min	Max	Onits
27	tAD	Address Required Valid to Read Data Valid Delay	A	590	59 1831 C	325	ns
28	TWW	WR Low Time	390	IgoJ a rot VI	60	a abugint ignitis	ns
29	tDW	Data to WR ↓ Setup Time	0	ason one sino	0	o VB.0 bna	ns
30	tWD	Data to WR ↑ Hold Time	0		0	,	ns
31	tWRV	WR ↓ to Ready Valid Delay (Note 4)		240	DRID GAI	200	ns
32	tRRV	RD ↓ to Ready Valid Delay (Note 4)		240		200	ns
33	tWRI	WR ↓ to READY/REQ Not Valid Delay	With the	240	1	200	ns
34	tRRI	RD ↓ to READY/REQ Not Valid Delay		240	12 TO 12	200	ns
35	tDWR	WR↑ to DTR/REQ Not Valid Delay	Appapa	5 tCY +300		5 tCY + 250	ns
36	tDRD	RD ↑ to DTR/REQ Not Valid Delay		5 tCY +300	oF s Jig Capaca	5 tCY + 250	ns
37	tIID	INTA to RD ↓ (Acknowledge) Delay (Note 5)	250		250		ns
38	tll	RD (Acknowledge) Low Time	285	1	125	kU3	ns
39	tIDV	RD ↓ (Acknowledge) to Read Data Valid Delay		190	Ek	100	ns
40	tEl	IEI to RD ↓ (Acknowledge) Setup Time	120		100	PHET	ns
41	tlE	IEI to RD↑ (Acknowledge) Hold Time	0		0		ns
42	tEIEO	IEI to IEO Delay Time		120	ATT	100	ns
43	tCEQ	CLK ↑ to IEO Delay		250		250	ns
44	tRII	RD ↓ to INT Inactive Delay (Note 4)		500		500	ns
45	tRW	RD ↑ to WR ↓ Delay for No Reset	30	x II	15	V80-000	ns
46	tWR	WR ↑ to RD ↓ Delay for No Reset	30	1-1-0	30		ns
47	tRES	WR and RD Coincident Low for Reset	250		250		ns
48	tREC	Valid Access Recovery Time (Note 3)	6 tCY + 200		6 tCY + 130	AW	ns

NOTES:

^{3.} Parameter applies only between transactions involving the SCC.
4. Open-drain output, measured with open-drain test load.
5. Parameter is system dependent. For any SCC in the daisy chain, tIID must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEl for the SCC and tEIEO for each device separating them in the daisy chain.






Figure 15. Interrupt Acknowledge Timing







GENERAL TIMING

Number	Symbol	Parameter	82530 ((4 MHz)	82530-6	(6 MHz)	Units
Number	Symbol	Parameter	Min	Max	Min	Max	Office
T	tRCC	RxC ↑ to CLK ↑ Setup Time (Notes 1, 4)	100	1	100	ATR	ns
2	tRRC	RxD to RxC ↑ Hold Time (X1 Mode) (Note 1)	0	1-0	0		ns
3	tRCR	RxD to RxC ↑ Hold Time (X1 Mode) (Note 1)	150		150		ns
4	tDRC	RxD to RxC ↓ Setup Time (X1 Mode) (Notes 1, 5)	0		0	vac.	ns
5	tRCD	RxD to RxC ↓ Hold Time (X1 Mode) (Notes 1, 5)	150		150		ns
6	tSRC	SYNC to RxC ↑ Setup Time (Note 1)	-200		-200	areas and	ns
7	tRCS	SYNC toRxC ↑ Hold Time (Note 1)	3 tCY + 200		3 tCY + 200	080	ns
8	tTCC	TxC ↓ to CLK ↑ Setup Time (Notes 2, 4)	100		100		ns
9	tTCT	TxC ↓ to TxD Delay (X1 Mode) (Note 2)		300	,	300	ns
10	tTCD	TxC ↑ to TxD Delay (X1 Mode) (Notes 2, 5)		300		300	ns
11	tTDT	TxD to TRxC Delay (Send Clock Echo)	10 -u1 0 1	200		200	ns
12	tDCH	RTxC High Time	180		150		ns
13	tDCL	RTxC Low Time	180		150		ns
14	tDCY	RTxC Cycle Time	4tCY	-	4tCY		ns
15	tCLCL	Crystal Oscillator Period (Note 3)	250	1000	165	1000	ns
-16	tRCH	TRxC High Time	180		150	-3	ns
17	tRCL	TRxC Low Time	180		150	1	ns
18	tRCY	TRxC Cycle Time (Note 6)	4tCY		4tCY		ns
19	tCC	CD or CTS Pulse Width	200		200		ns
20	tSS	SYNC Pulse Width	200		200		ns
21	tWRT	WR to RTS Valid Delay		6tCY		6tCY	ns
22	tWDT	WR to DTR Valid Delay		5tCY	46	5tCY	ns

- 1. RxC is RTxC or TRxC, whichever is supplying the receive clock.
 2. TxC is TRxC or RTxC, whichever is supplying the transmit clock.
 3. Both RTxC and SYNC have 30 pF capacitors to ground connected to them.
 4. Parameter applies only if the data rate is one-fourth the system clock (CLK) rate. In all other cases, no phase relationship between RxC and CLK or TxC and CLK is required.
- 5. Parameter applies only to FM encoding/decoding.6. Only applies to transmitter and receiver. For DPLL and Baud Rate Generator Timings, the requirements are identical to system clock, CLK, specifications.




Figure 18. General Timing

FAISAL IMDAD-HAQUE APPLICATIONS ENGINEER



APPLICATION NOTE

AP-401

December 1986

Designing With the 82510 Asynchronous Serial Controller

FAISAL IMDAD-HAQUE APPLICATIONS ENGINEER

Order Number: 231928-001



1.0 INTRODUCTION

The emergence of asynchronous communications as the most widely used protocol (it commands the largest installed base of nodes, exceeding HDLC/SDLC, the second most popular protocol, by a factor of 10 to 1) for point to point serial links has led to the need for an asynchronous communications component with high integration to reduce component count and decrease the cost of a serial port. The trend towards higher data rates and multiple job, multiple user systems has underscored the need for an intelligent serial controller to improve system throughput and decrease the CPU load normally associated with asynchronous serial communications.

The 82510 CMOS Asynchronous Serial Controller is designed to improve asynchronous communications throughput and reduce system cost by integrating functions and simplifying the system interface. Two independent FIFOs, and Control Character Recognition (CCR), provide data buffering and increase software efficiency. Two Baud Rate Generators/Timers, an On-Chip Crystal Oscillator and seven Programmable I/O pins provide a high degree of integration and reduce system component count. This application note will demonstrate the use of these features in an Asynchronous Communications Environment.

1.1 Goal

The goal of this application note is to demonstrate the use of the major 82510 features in an asynchronous communications environment and to depict basic hardware and software design techniques for the 82510. It will discuss interfaces using both polling and interrupt techniques, as well as the impact of FIFOs using either scheme. An application example covering the application of Error Free File Transfer is also provided.

1.2 Scope

The application note describes the operation of the 82510 ASC in a normal (non 8051 9-bit) asynchronous communications mode. The majority of the discussion is focused towards the systems aspects of the Controller. The use of the 82510 in a multidrop or 8051 9-bit asynchronous environment is not covered. This application note assumes that the reader is familiar with the 82510 in terms of pin description, register architecture and interrupt structure. It is also assumed that the reader is familiar with the information provided in the 82510 Data Sheet.

The initial sections of the application note provide an overview of the 82510 and its major functional blocks.

This is followed by a discussion of the hardware design and system interface considerations in sections three and four. The fifth section provides some software techniques for transmitting and receiving data as well as the use of timers. Section seven briefly discusses the file transfer application based on the XMODEM protocol and includes the software listings.

2.0 82510 DESCRIPTION

2.1 Overview

The 82510 can be divided into seven functional blocks (See Figure 1): Bus Interface Unit (BIU), Timing Unit, Modem Interface Module, Tx FIFO, Rx FIFO, Tx Machine and Rx Machine. All blocks, except BIU can generate a block interrupt request to the 82510 interrupt logic. In the case of the Rx Machine, Timing Unit and Modem Interface Module, multiple sources (errors and status events) within the block cause the block interrupt request to become active. All of the blocks have registers associated with them. The registers, allow configuration, provide status information about events/errors, and may also be used to send commands to each block.

2.2 Bus Interface Unit (BIU)

The Bus Interface Unit (BIU) interfaces the 82510 functional blocks to the system or CPU bus. It provides read and write access to the 82510 registers and controls the generation of interrupts to the external world. The interrupt logic resolves contention between block interrupt requests, on a priority basis. The BIU also has the Hardware Reset circuitry, which is driven by the RESET pin. The reset signal clears all internal Flip Flops, and Registers and puts them in a predefined state. All activities on the Bus interface, including register accesses by the CPU, are synchronized to an internal (82510) system clock, supplied via the CLK pin.

2.3 Receive Machine (RxM)

The Rx Machine (RxM) converts the serial data to parallel and writes it to the Rx FIFO, along with the appropriate flags (available in the Receive Flags Register). The Rx Machine can be configured for control character recognition, data sampling and DPLL operation. The software can check for noise, control character, break, address or parity and framing errors by reading the status or character flags. Optionally, the Receive Status bits (in RST), when enabled, can generate interrupt requests. The Rx Machine block Interrupt request is reflected in the General Status Register and is set when an enabled interrupt request within the Rx Ma-



chine (i.e. RST bits) becomes active. The Rx Machine has eight registers associated with it:

Receive Data (RXD)—Receive Data Character

Receive Flags (RXF)—Receive Character Flags

Receive Status (RST)—Receive Events and Receive Errors

Receive Interrupt Enable (RIE)—Enables Interrupts on corresponding bits in RST

Receive Mode (RMD)—Receive Machine Configuration

Receive Command (RCM)—Receiver Command Register

Line Control (LCR)—16450 Register, Character Attribute Configuration

Line Status (LSR)—16450 Status Register, Tx and Rx status

2.4 Transmit Machine (TxM)

The Tx Machine reads characters from the Tx FIFO and transmits them serially over the TXD line. The Tx Machine can also transmit additional character attributes (9th bit of Data, Address Marker, Software Parity) available from the Transmit Flags, if configured in the appropriate mode. The Tx Machine Idle interrupt request is reflected in the GSR and LSR registers to indicate that the Transmitter is either Empty or Disabled. The Tx Machine has six registers associated with it:

Line Control (LCR)—16450 Register, Character Attribute Configuration

Line Status (LSR)—16450 Status Register, Tx and Rx status

Transmit Mode (TMD)—Tx Machine Configuration

Transmit Command—(TCM)—Transmit Command Register

Transmit Flags (TXF)—Transmit Character Flags

Transmit Data (TXD)—Transmit Data Character

2.5 Modem Interface Module

The Modem Interface module is responsible for the modem interface and general purpose I/O pins. It will gen-

erate Interrupts (if enabled) upon transitions in the modem input pins (\overline{DCD}, \overline{CTS}, \overline{RI}, and \overline{DSR}). The modem output pins can be controlled by the CPU, also the RTS pin can be used to provide flow control, in the automatic transmission mode. It is the source of the Modem Interrupt bit in GSR. This bit is set whenever there is a state change in the \overline{DCD}, \overline{RI}, \overline{DSR} or \overline{CTS} inputs (reflected in Modem Status Register) and the corresponding enable bits are set. The function and direction of the multifunction pins can be reprogrammed and is available as a configuration option. Multifunction pins, when configured as outputs, can be controlled by the CPU through the Modem Control Register. The Modem module has four registers associated with it:

Modem Status

Register (MSR)—State transitions on modem input pins, and State of the modem input pins

Modem Control (MCR)—Control state of Modem Output pins

Modem Interrupt

Enable (MIE)—Enable Interrupt on State transitions in modem input pins

I/O Pin Mode (PMD)—Functions and Directions of Multifunction pins

2.6 Timing Unit

The Timing Unit is responsible for the generation of the System Clock, using either its Crystal Oscillator or an externally generated clock, and generation of the Tx and Rx clocks from either the On-Chip Baud Rate Generators or the SCLK pin. It is also responsible for generating Timer Expired interrupts when the BRGs/Timers are configured for use as Timers. There are ten registers associated with the Timing Unit, four of these are used in the Timer mode only.

Timer Status (TMST)—Timer A and/or Timer B expired

Timer Interrupt, without self about another interrupt

Enable (TMIE)—Enables Interrupts upon Expiration of Timers A or B in TMST

Timer Control (TMCR)—Start and Disable Timers

Clock Configure (CLCF)—Select source and mode for Tx and Rx clocks

BRG B Configuration (BBCF)—Mode and Clock source of BRG B



BRG B LSB of Divisor (BBL)—Least Significant Byte of BRG B Divisor/Count

BRG A MSB of Divisor (BBH)—Most Significant Byte of BRG B Divisor/Count

BRG A Configuration (BACF)—Mode and Clock source of BRG A

BRG A LSB of Divisor (BAL)—Least Significant Byte of BRG A Divisor/Count

BRG A MSB of Divisor (BAH)—Most Significant Byte of BRG A Divisor/Count

2.7 FIFOs, Rx and Tx

The Dual FIFOs (transmit and receive), serve as buffers for the 82510. They buffer the transmitter and Receiver from the CPU. Each of the FIFOs has a programmable threshold. The threshold is the FIFO level which will generate an interrupt. The threshold is used to optimize the CPU throughput and provide increased interrupt to service latency for higher baud rates. It can be configured through the FIFO Mode Register. Each FIFO character has flags associated with it (TxF and RxF). As each character is read from the Rx FIFO its flags are put into the RxF register. Before a write to TXD (if character configuration requires) the character flags are written to the TXF register. The two FIFOs

are totally independent of each other and each FIFO can generate an interrupt request which indicates that the configured threshold has been met.

3.0 HARDWARE DESIGN

3.1 System Interface

The 82510 has a standard I/O peripheral interface, it has a demultiplexed Bus, which consists of a bidirectional eight bit Data Bus, and three Address lines. Interrupt, Read, Write, Chip Select and Reset pins complete the system interface. The three address lines along with the *Bank register* are used to select a particular register.

3.1.1 REGISTER ACCESS

The 82510 registers are logically divided into four banks. Only one bank can be accessed at any one time. Each register bank occupies eight I/O addresses. To select a register, the correct Bank must first be selected by writing to the GIR/Bank register (the GIR/Bank register I/O address is two $(A_0 = 0, A_1 = 1, A_2 = 0)$. Then one of the eight I/O space addresses is selected by outputting a value (between zero and seven) to the 82510 address pins A_0-A_2 .




Figure 1. 82510 Block Diagram

ach FIFO	her and e	cach er	pendent of	BANK ZERO	8250—COM	PATIBLE BAN	K Rens J-(JI	Divisor (BE	to tiel !	BRG B
Register	7	6	5	4	3	2	1	0	Address	Default
TxD	Tx Data bit 7	Tx Data bit 6	Tx Data bit 5	Tx Data bit 4	Tx Data bit 3	Tx Data	Tx Data (1)	Tx Data bit 0	MOB of	BI NG A
RxD	Rx Data bit 7	Rx Data bit 6	Rx Data bit 5	Rx Data bit 4	Rx Data bit 3	Rx Data bit 2	Rx Data bit 1	Rx Data bit 0	O A	-D.R8
BAL	THE BEST	65	cinated B	RGA LSB D	ivide Count (E	DLAB = 1)		A	0	02H
BAH			В	RGA MSB D	Divide Count (I	DLAB = 1)	(L)—Lensi S	Divisor (BA	to Etc.	00H
GER	o and	which c	Timer Interrupt Enable	Tx Machine Interrupt Enable	2000	Rx Machine Interrupt Enable	Tx FIFO Interrupt Enable	Rx FIFO Interrupt Enable	A MSB	00H
GIR/BANK	e ad@ress	BANK Pointer bit 1	BANK Pointer bit 0	the Pysten the Bank	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
LCR	DLAB Divisor Latch Access bit	Set Break	Parity Mode bit 2	Parity Mode bit 1	Parity Mode bit 0	Stop bit Length bit 0	Character Length bit 1	Character Length bit 0	E mat FIFC the \$2.57 from the	HOO The D ers for perver
MCR ONG	od 0 and	0 0	OUT 0 Complement	Loopback Control bit	1	OUT 1 Complement	RTS Complement	DTR Complement	4 de la constante de la consta	00H
LSR	iter (the	TxM Idle	Tx FIFO Interrupt	Break Detected	Framing Error	Parity Error	Overrun Error	Rx FIFO Int Reg	5	60H
MSR	POST POURSEAU ALL	COMPANY OF STREET	DSR Input Inverted	CTS Input Inverted	11111111	State (H → L) Change in RI	Change	State Change in CTS	cha 6 ofer As each re put in	00H
ACR0				Address or	Control Chara	cter Zero	tion require	er configura	2017	00H

			E	BANK ONE	-GENERAL	WORK BANK	(
Register	7	6	5	4	3	2	1	0	Address	Default
TxD	Tx Data bit 7	Tx Data bit 6	Tx Data bit 5	Tx Data bit 4	Tx Data bit 3	Tx Data bit 2	Tx Data bit 1	Tx Data bit 0	0	-
RxD	Rx Data bit 7	Rx Data bit 6	Rx Data bit 5	Rx Data bit 4	Rx Data bit 3	Rx Data bit 2	Rx Data bit 1	Rx Data bit 0	0	-
RxF	_	Rx Char OK	Rx Char Noisy	Rx Char Parity Error	Address or Control Character	Break Flag	Rx Char Framing Error	Ninth Data bit of Rx Char	1	-
TxF	Address Marker bit	Software Parity bit	Ninth bit of Data Char	0	0	0	O A GESTION	0	1	-
GIR/BANK	0	BANK Pointer bit 1	BANK Pointer bit 0	107 O xat	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2	01H
TMST	- sxi	100 mg	Gate B State	Gate A State	H	+	Timer B Expired	Timer A Expired	3	30H
TMCR	0	0	Trigger Gate B	Trigger Gate A	0	0	Start Timer B	Start Timer A	3	-
MCR	0	0	OUT 0 Complement	Loopback Control bit		OUT 1 Complement	RTS Complement	DTR Complement	4	00H

Figure 2. 82510 Register Map



			BANK ONE	-GENER	AL WORK BAI	NK (Contin	ued)			
Register	7	6	5	4	3	2	1	0	Address	Default
FLR	s - bu	metht F	Rx FIFO Leve	Activity	evitoA0	2477	x FIFO Le	evel	0 4 30	00H
RST	Address/ Control	Address/ Control	Break Terminated	Break Detected	Framing Error	Parity Error	Overrun Error	Rx FIFO Interrupt	5	00H
	Character Received	Character Match	0	BAGI	0 0	0	9.01	Requested	DRE	7088
RCM	Rx Enable	Rx Disable	Flush RxM	Flush Rx FIFO	Lock Rx T F	Open Rx FIFO	010	OUT OUT	1 TUO	G W9
MSR	DCD Complement	RI Input Inverted	DSR Input Inverted	CTS Input Inverted	State Change in DCD	State Change in RI	State Change in DSR	State Change in CTS	6	HO0
TCM	0 9 8 A	den o	nemiT	0	Flush Tx Machine	Flush Tx FIFO	Tx Enable	Tx Disable	6	TMIE
GSR	_ tq	mein <u>i</u> to Idanai	Timer Interrupt	TxM Interrupt	Modem Interrupt	RxM Interrupt	Tx FIFO Interrupt	Rx FIFO Interrupt	7	12H
ICM	0	O ACE	(broining	Software Reset	Manual Int Acknowledge Command	Status Clear	Power Down Mode	O STISLY (7	- 12 8

COLUMN TRANSPORT	T AND SEEDINGS	SEED OF THE SECRET	OTT PARK NOT A	ATT O SA CASTA	THE PARTY AND	Charle Acte	year spinning	The second second	and the same of the same	The state of the s
Register	at 17 hens	6	5	100 4 HA	3	Blo 2 bre	quite by	0 801 3	Address	Default
FMD 10	se 800% da	825 0 10 1	Rx FIFO 1	hreshold	0	10000	Tx FIFC	Threshold	r the day	00H
GIR/BANK	read nacti der the 85 quations fo	BANK Pointer bit 1	BANK Pointer bit 0	onns the	Active Block Int bit 2	Active Block Int bit 1	Active Block Int bit 0	Interrupt Pending	2 bills V ass	01H
TMD	Error Echo Disable	Control Character Echo Disable	9-bit Character Length	Trans	smit Mode	Software Parity Mode	Stop I	Bit Length	A 3 am	HOO
IMD 19T 4	Telo max	- tole o = wi	Delay max	Ad one	Interrupt Acknowledge Mode	Rx FIFO Depth	ulan Mode Select	Loopback or Echo Mode of Operation	Out Flo	OCH A
ACR1	zaminol-	D PRINTED	Addre	ess or Con	trol Character	1 333 5	slove stin	ers for the w	5	00H
RIE	Address/ Control Character Recognition Interrupt Enable	Address/ Control Character Match Interrupt Enable	Break Terminate Interrupt Enable	2007 2000 200	Framing Error Interrupt Enable	Parity Error Interrupt Enable	Overrun Error Interrupt Enable	to Worte L. Twin Write Lagor Write Lagor	ess 6 alic c Active Valid to critical	Hand Write Libertess
RMD	200000000000000000000000000000000000000	s/Control ter Mode	Disable DPLL	Sampling Window Mode	Start bit Sampling Mode	ine of fire	Holl T	Chip o'elect ax) me After W	ess 7 me ive (Twh Hold Ti	00H

		E	ANK THREE	-MODEM CO	ONFIG	URATION				
Register	7	6	5	4 -15	3	2	1	0	Address	Default
CLCF	Rx Clock Mode	Rx Clock Source	Tx Clock Mode	Tx Clock Source	0	0	0	0	0	00H
BACF	0	BRGA Clock Source	0	0	0	BRGA Mode	0	0	1	04H
BBL		BR	GB LSB Divide	e Count (DLA	3 = 1)				0	05H
ВВН		BRO	GB MSB Divid	e Count (DLA	B = 1)				1	00H

Figure 2. 82510 Register Map (Continued)

2-187



		BA	NK THREE	-MODEN	CONFIGUR	RATION (Co	ntinued)			
Register	mish/7	6	5 \$	4	3	2	1	0	Address	Default
GIR/BANK	0	BANK	BANK	0	Active	Active	Active	Interrupt	2	01H
	a 6	Pointer bit 1	Pointer bit 0	19 pr	Block Int bit 2	Block Int bit 1	Block Int bit 0	Pending	Address	TER
BBCF	BRGB Clo	ock Source	0	0	0	BRGB Mode	0 1050	martCo ne IslaM b	O'Buaci Receive	84
PMD	DCD/ICLK/ OUT 1	DCD/ICLK/ OUT 1	DSR/TA/ OUT 0	DSR/TA/ OUT 0	RI/SCLK Function	DTR/TB Function	o lush MxA el	XF0 deal0	4.A Bidana	FCH
Hon	Direction	Function	Direction	Function	naut State	ETO Mon	u peg u	20119	doal	MSH
MIE	0 9	enge OSten SSR n CTS	IAI IAI	0 0	DCD State Change Int Enable	RI State Change Int Enable	DSR State Change Int Enable	CTS State Change Int Enable	9/4/5	0FH
	9	XT	XT XT ARE	EL XI	THE STATE OF				0	_ MOT
TMIE	0	desiCo elda	FO O En	0 90	Olachi Olachi	0	Timer B	Timer A	6	00H
	0 0	FIFO FIX FILE	XT Mi	n n	Modes	MkT to	Interrupt Enable	Interrupt Enable		BBB

Figure 2. 82510 Register Map (Continued)

3.1.2 READ AND WRITE CYCLES

Like most other I/O based peripherals the Read and Write pins are used to access data in the 82510. Each read or write cycle has specified setup and hold times in order for the data to be transferred correctly to/from the 82510. The critical timings for the read cycle are:

- 1. Address Valid to Read Active (Tavrl)
- 2. Command Access Time to Data Valid (Trldv)
- 3. Command Active Width (Trlrh)

The less critical parameters are:

- 4. Address Hold to Read Inactive (Trhax)
- 5. Data Out Float Delay after Read Inactive (Trhdz)

The critical timings for the write cycle are:

- 1. Address Valid to Write Low (Tavwl)
- 2. Write Active Time (Twlwh)
- 3. Data Valid to Write Inactive (Tdvwh)

The less critical parameters are:

- 4. Address and Chip Select Hold Time After Write Inactive (Twhax)
- 5. Data Hold Time After Write Inactive (Twhdx)

These timings determine the number of wait states required for the 82510 and the CPU interface. The interfaces for some popular microprocessors are discussed in the following sections.

3.1.3 80186 INTERFACE

The exact interface is shown in Figure 3. The schematic shows the 80186 interface to the 82510 on a local bus. Although the Data Bus is buffered, it is possible to directly connect the 82510 to the 80186 data bus; because the Data Float Delay after read inactive is 40 ns for the 82510, which is well under the 85 ns requirement of the 80186. The timing equations for the interface are given below.

Read Cycle:

Address to Read Low = Tclcl - Tclav_{max} + Tclrl_{min} - Latch Delay_{max}

Read Access Time = 2Tclcl - Tclrl_{max} - Tdvcl - Transceiver Delay_{max}

Read Active Time = Trlrh = 2Tclcl - 46

Write Cycle:

Address Valid to Write Active = Tclcl + Tcvctv_{min} - Tclav_{max} - Latch Prop. Delay_{max}

Write Active Time = Twlwh = 2Tclcl - 40

 $\begin{array}{l} Data \ Valid \ to \ Write \ Inactive = 2 \ Tclcl - \ Tcldv_{max} - \\ Transceiver \ Delay_{max} \ + \ Tcvctx_{min} \end{array}$




Figure 3. 82510 Interface to 80186 (MIC) IT = woll and Wastership A



The user can transfer data to the 82510, using the DMA capabilities of the 80186, by using the RTS pin, in automatic modem control mode, as a DMA request line. The RTS pin, in automatic mode, will go inactive as soon as the Tx FIFO and the Tx shift register are empty. It will become active once a data character is written to the TXD register. In most 80186 DMA transfers the user has to make sure that the DMA request line goes inactive at least two clock cycles from the end of the DMA deposit cycle. In this case, the extra DMA cycle is not a problem, because the Tx FIFO will buffer the data to prevent an overrun (Since the Tx FIFO can buffer up to four characters, the RTS pin only needs to go inactive two clocks before the end of the deposit phase of the fourth DMA). Typically RTS will go inactive five (82510) system clocks after the rising edge of

3.1.4 80286 INTERFACE

The 80286 interface is shown in Figure 4. The 82510 is on the local bus, and is using the control signals from the 82288 Bus Controller. The Data Enable (OE) is qualified by the 82510 Chip Select, to avoid Data Bus contention between the 82510 and the CPU. The timing equations for the Read and Write Cycles are given below.

Read Cycle:

Address Valid to Read Active = T1 (CLK period) + $T29_{min}$ (CLK to cmd active) - $T16_{max}$ (ALE active delay) - Latch Prop. Delay_{max}

Read Access to Data Valid = 2T1 (CLK period) - T29_{max} (CLK to cmd active) - T8 (Read Data Setup Time) - Transceiver Delay_{max}

Read Active Time = 2T1 (CLK period) - $T29_{max}$ (CLK to emd active) + $T30_{min}$ (CLK to emd inactive)

Write Cycle:

Address to Write Low = T1 (CLK period) + T29_{min} (CLK to cmd active) - T16_{max} (ALE active delay) - Latch Delay_{max}

Write Active Time = $2 T1 (CLK period) - T29_{max} (CLK to cmd active) + <math>T30_{min} (CLK to cmd inactive)$

Data to Write High = $3 T1 - T14_{min}$ (Write Data Valid Delay) + $T30_{min}$ (CLK to cmd inactive) - Xcvr. Delay_{max}

Using an 8 MHz 80286 with the 82510 at 18.432 MHz (divide by two—9.216 MHz) requires two wait states. The critical timings are the read cycle timings—Read Access Time and Read Active Width. Inserting two

wait states means that the access times for the relevant parameters will be increased by 250 ns.

NOTE:

The address decoding scheme of the 80286 interface is different from the IBM PC/PC AT I/O addresses for the serial ports, therefore the interface shown in Figure 4 cannot be used in PC/PC AT oriented designs.

3.1.5 80386 INTERFACE

The 80386 interface to the 82510 is given in Figure 5. The example uses the Basic I/O interface given in the 80386 Hardware Reference Manual section 8.3. The only differences are in the specific address lines used for chip select generation, and the additional wait states in the wait state generation logic. The address lines A3, A4 and A5 are used to select one of the eight register address spaces in the 82510, therefore, A6 and A7, rather than A4 and A5, are used in the I/O decoder. This causes a granularity of four in the 82510's I/O address space, i.e., the addresses of two consecutive registers in the 82510 differ by four.

The 82510 requires one additional wait state (as currently specified), the design assumes that the PAL equations are modified for that purpose. The user may also externally generate the wait states and connect to the "other ready logic" input ORed with the RDY pin of PAL 2. The two read timings Read Active width and Read Access time to Data Valid each require one additional wait state in order to meet the 82510 timing requirements. The timings are given below. (82510 times are at 9.216 MHz)

Read Cycle:

Read Access to Data Valid = 253.25 ns

82510 Trldv = 308

additional time reqd. = 308-253.25

= 54.75 ns

Read Active Width = 269.25

 $82510 \, \text{Trlrh} = 308$


additional time reqd. = 308-269.25


 $= 38.75 \, \text{ns}$

Address Valid to Read Active = 132.75 ns

 $82510 \, T_{AVRI}$ = 7 ns

Since each additional wait state adds 62.5 ns at 16 MHz, the 82510 requires one additional wait state.







The required recovery time between successive commands is 123 ns for the 82510, this is well within the 331.75 ns provided by the Basic I/O interface.

Write Cycle:

Addven to Write Low = 132.75 ns

82510 TAVWL

Write Active Time $= 300.5 \, \text{ns}$

 $82510 \, \text{T}_{\text{WLWH}} = 231 \, \text{ns}$

Data to Write High = 289.5 ns

 $82510 \, T_{DVWH}$ = 90 ns

ed by two before bein; TONo the rest of the 82510 The interface shown in Figure 5 uses a different address decoding scheme than that used for the IBM PC/PC AT families, for the serial ports. Therefore, the interface in Figure 5 can not be used in PC/PC AT compatible designs.

3.2 Reset

The 82510 can be reset either through hardware (Reset pin) or Software (reset command via Internal Command Register-ICM). Either reset would cause the 82510 to return to its default wake up mode. In this mode the register contents are reset to their default values and the device is in the 16450 compatible configuration. The Reset pulse must be held active for at least eight system clocks, the system clock should be running during reset active time. an input; it is internally pulled h

3.2.1 DEFAULT MODES FOR 16450 COMPATIBILITY

Upon reset the 82510 will return to its Default Wake Up mode. The default register bank is bank zero. The registers in bank zero are identical to the 16450 register set, and provide complete software compatibility with the 16450* in the IBM PC environment. The registers in the other banks have default values, which configure the 82510 for 16450 emulation. The recommended system clock (for PC compatibility) is 18.432 MHz, this allows the baud rates generation to be done in a manner compatible with the PC software. The PC software calculates baud rates based on a source frequency of 1.8432 MHz. The 82510 system clock (18.432 MHz) is divided by two before being fed to BRG A and then is again divided by five (BRG B default). This causes the frequency to be divided by ten before being fed into BRG A. 18.432 divided by ten yields 1.8432 MHz, so in effect the BRG A is generating baud rates from a source frequency of 1.8432 MHz (which is compatible

Table 1, 82510 Default Configuration

INTERRUPTS

Auto Acknowledge All Interrupts Disabled

RECEIVE

Stand Ctl. Char. Recogn. disabled Digital Phase Locked Loop (DPLL) disabled 3/16 Sampling Majority Vote Start bit Non µlan (Normal) mode

FIFO

Rx FIFO Depth = 1 and deads are any all shared Tx FIFO Threshold = 0

BkD, FE, OE, PE Int. enabled

AUTO ECHO Disabled

LOOP BACK Configured for Local Loopback

CLOCK OPTIONS

Baud Rate = 57.6K

Rx Clock = 16 x

Rx Clock Source = BRG B

Tx Clock = 16 x

Tx Clock Source = BRG B

BRG A Mode = BRG

BRG A Source = Sys. Clock

BRG B Mode = BRG

BRG B Source = BRG A Output

TRANSMIT

Manual Control of RTS

1 Stop Bit

No Parity

5 Bit Character

with the PC software). Also since in the PC family the interrupt request pin of the UART is gated by the OUT2 pin, The OUT2 pin must be available in the 16450 compatibility mode, consequently the user is restricted to an external clock source when using the 82510 in the IBM PC compatible mode. The default pin out is given in Figure 6 and the configuration is given in Table 1. The default register values are given in the 82510 register map shown in Figure 2 in section 3.1.1.

^{*16450} is the PC AT version of the INS 8250A.






Figure 6. Default Pin Out Configuration of the 82510

3.3 System Clock Options 10 mala movi

The term "System Clock" refers to the clock which provides timings for most of the 82510 circuitry. The 82510 has two modes of system clock usage. It can generate its system clock from its On-Chip Crystal Oscillator and an external crystal, or it can use an externally generated clock, input to the device through the CLK pin. The selection of the system clock option is done during reset. The default system clock source is an externally generated clock, which can be reconfigured by a strapping option on the RTS pin. During Reset, the RTS pin is an input; it is internally pulled high, if it is externally driven low, then the 82510 expects to use the Crystal Oscillator for system clock generation, otherwise it is set up for using an external clock source. This can be done by using an open collector inverter to RTS, the input of the inverter is the Reset signal. The 82510 has a pull up resistor in the RTS circuitry so no external pull up is needed. In the crystal oscillator mode the CLK/X1 pin is automatically configured to X1, and the OUT2/X2 pin is configured to X2. In the External Clock mode, the CLK/X1 is configured to CLK and the OUT2/X2 is configured to OUT2.




Figure 7. Crystal Oscillator Strapping Option




Figure 8. Disable Divide by Two

If the Crystal Oscillator is being used to supply the system clock, then the clock frequency is always divided by two before being fed into the rest of the 82510 circuitry. If, however an external clock source is being used to supply the system clock, then the user has two options:

- Use the System Clock after division by two, e.g. if a 8 MHz clock is being fed into the CLK pin, then the actual frequency of the 82510 system clock will be 4 MHz (default).
- Disable Division by two and use the direct undivided clock, e.g. if an 8 MHz clock is being fed into the CLK pin, then the actual frequency of the 82510 system clock is also 8 MHz.

The divide by two option is the default mode of operation in the External Clock mode of the 82510. A strapping option can be used to disable the Divide By Two operation (For Crystal Oscillator Mode Divide By Two must always be active). During Reset, the DTR pin is an input; it is internally pulled high, if it is externally driven low then the Divide By Two operation is disabled. The strapping option is identical to the one used on RTS for selection of the System Clock source.

The 82510 system clock must be chosen with care since it influences the wait state performance, Baud Rate Generation (if being used as source frequency for the BRGs), the power consumption, and the Timer counting period. The power consumption of the 82510 is dependent upon the system clock frequency. If using the system clock as a source for the Baud Rate Generator(s), then the system clock frequency must be a baud rate multiple in order to minimize frequency deviation. For standard baud rates a multiple of 1.8432 MHz can be used, in fact the 18.432 MHz maximum frequency was chosen with this particular criteria in mind.






Figure 9. Timing Flow of the 82510

		Power Consumption	Gata Preservation
			Not Preserved Must be Reprogrammed
External Glock Must be Disabled by User	Enable External Clock, 'Read FLR and Issue S/W Reset H/W Reset		Not Preserved Must be Reprogrammed
			All Data Preserved Does Not Need to be 1 Reprogrammed



3.3.1 POWER DOWN MODE

The 82510 has a "power down" mode to reduce power consumption when the device is not in use. The 82510 powers down when the power down command is issued via the *Internal Command Register* (ICM). There are two modes of power down, Power Down Sleep and Power Down Idle.

3.3.1.1 Sleep Mode

This is the mode when even the system clock of the 82510 is shut down. The system clock source of the 82510 can either be the Crystal Oscillator or an external clock source. If the Crystal Oscillator is being used and the power down command is issued, then the 82510 will automatically enter the Sleep mode. If an external clock is being used, then the user must disable the external clock in addition to issuing the Power Down command, to enter the Sleep mode. The benefit of this mode is the increased savings in power consumption (typical power consumption in the Sleep mode is in the range of hundreds of microAmps. However, upon wake up, if using a crystal oscillator, the user must reprogram the device. The data is preserved if the external clock is disabled after the power down command, and enabled prior to exiting the power down mode. To exit this mode the user can either issue a Hardware reset, or read the FIFO Level Register (FLR) and then issue a software reset (if using a Crystal Oscillator). In either case the contents of the 82510 registers are not preserved and the device must be reprogrammed prior to operation.

NOTE:

If the Crystal Oscillator is being used then the user must allow about 1 ms for the oscillator to wake up before issuing the software reset.

3.3.1.2 Idle Mode

The 82510 is said to be in the Idle mode when the Power Down command is issued and the system clock is still running (i.e. the system clock is generated externally and not disabled by the user). In this mode the contents of all registers and memory cells are preserved, however, the power consumption in this mode is greater than in the Sleep mode. Reading FLR will take the 82510 out of this mode.

NOTE:

The data read from FLR when exiting Power Down is incorrect and must be ignored.

4.0 INTERRUPT BEHAVIOR

4.1 FIFO Usage

The 82510 has two independent four bytes transmit and receive FIFOs. Each FIFO can generate an interrupt request, when the FIFO level meets the Threshold requirements. The FIFOs can have a considerable impact on the performance of an asynchronous communications system. For systems using high baud rates they can provide increased interrupt-to-service latency reducing the chances of an overrun occurring. In systems constrained for CPU time, the FIFOs can increase the CPU Bandwidth by reducing the number of interrupt requests generated during asynchronous communications. It can reduce the interrupt load on the CPU by up to 75%. By choosing the FIFO thresholds which reflect the system bandwidth or service latency requirements, the user can achieve data rates and system throughput, unattainable with traditional UARTs.

Table 2. The Power Down Modes

Mode	Clock Source	Exit Procedure	Power Consumption	Data Preservation
Sleep	Crystal Oscill. Automatically Disabled	H/W Reset or Read FLR and Issue S/W Reset	100-900 μΑ	Not Preserved Must be Reprogrammed
	External Clock Must be Disabled by User	Enable External Clock, Read FLR and Issue S/W Reset H/W Reset	100-900 μΑ	Not Preserved Must be Reprogrammed
Idle	External Clock Running	H/W Reset Read FLR	1–3 mA	All Data Preserved Does Not Need to be Reprogrammed



4.1.1 INTERRUPT-TO-SERVICE LATENCY

The interrupt-to-service latency is the time delay from the generation of an interrupt request, to when the interrupt source in the 82510 is actually serviced. Its primary application is in the reception of data. In traditional UARTs the CPU must read the current character in the Receive Buffer before it is overrun by the next incoming character. The Rx FIFO in the 82510 can buffer up to four characters, allowing an interrupt-to-service latency of up to four character transmission times. The character transmission time is the time period required to transmit one full character at the given Baud Rate. It is dependent upon the baud rate and is given by equation (1):

(1) Character Transmission Time =

Num. of Bits per Character Frame
Baud Rate

The Transmit and Receive FIFO thresholds should be selected with consideration to two factors the Baud rate, and the (CPU Bandwidth allocated for Asynchronous Channels is dependent upon the number of channels supported since it does not include the overhead of supporting other peripherals) number of Asynchronous Serial ports being supported by the CPU. In order to avoid overrun, the interrupt-to-service delay must be less than the time it takes to fill the 82510 Rx FIFO. The relationship is given by equation (2):

(2) Int_to_service-latency < FIFO Size × Character Transmission Time

Example

Calculate the maximum baud rate that can be supported by a 6 MHz PC AT to support four Full Duplex Asynchronous channels using

- a) The 82510 with four byte FIFO.
- b) The 82510 with one byte FIFO.

Assumptions:

- CPU dedicated to Asynchronous communications.
- UART Interrupts limited to Transmission and Reception only.
- Interrupt Routines are optimized for fast throughput.
- 10 bits per character frame.

Going back to equation (2):

Int_to_service latency = 4 × 2 × Time required to service interrupt

The Time required to service interrupt has been calculated to be 100 μ s for a slightly optimized service routine. RMX86 interrupt service time is given as 250 μ s and for other operating systems it should be slightly higher.

Int_to_service = 4x2x100 s $= 800 \mu \text{s}$ $82510 \text{ max Baud Rate} = 4 \times 10/800 \mu \text{s}$

(four byte FIFO) = 50K bits/sec 82510 max Baud Rate = $1 \times 10/800 \mu s$ (one byte FIFO) = 12.5K bits/sec

4.2 Interrupt Handling

The 82510 has 16 different sources of interrupt, each of these sources, when set and enabled, will cause their respective block interrupt requests to go active. The block interrupt request, if enabled, will set the 82510's INT pin high, and will be reflected as a pending interrupt in the General Interrupt Register (GIR) if no other higher priority block is requesting service. If a higher priority block interrupt is also active at the same time, then the General Interrupt Register will reflect the higher priority request as the source of the 82510 interrupt. The lower priority interrupt will issue a new edge on the interrupt pin only after the higher priority interrupt is acknowledged and if no other priority block requests are present. Both the block interrupts and the individual sources within the blocks are maskable. The block interrupts are enabled through the General Enable Register (GER) which prevents masked bits in the General Status Register (GSR) from being decoded into the General Interrupt Register. This does not prevent the block request from being set in the General Status Register, it only prevents the masked GSR bits from being decoded into the General Interrupt Register, and thus generating any interrupts. The individual sources within the block are masked out via the corresponding interrupt enable register associated with the specific block (Rx Machine, Timing Unit and the Modem I/O module each have an Interrupt Enable register).




Figure 9. 82510's Interrupt Scheme



4.2.1 THE INTERRUPT SCHEME

The 82510 interrupt logic consists of the following elements:

4.2.1.1 Interrupt Sources Within Blocks

Three of the 82510 functional blocks (Rx Machine, Timer, Modem I/O) have more than one possible source of interrupts, for instance the Rx Machine has seven different sources of interrupts-standard control character recognition (Std. CCR), control character Match (special CCR), Break Detect, Break Terminated, Overrun Error, Parity Error, and Framing Error. The multiple sources are represented as Status bits in the Status registers of each of these blocks. When enabled the Status bits cause the block request to set in the General Status Register. There is no difference in the behavior of the INT pin or the block status bits in GSR, for multiple sources within a block becoming active simultaneously. The corresponding block status bit in GSR is set when one or more interrupt sources within the block become active. When the status register for the block is read all the active interrupt sources within the block are reset. Each source within the three blocks can be masked through its respective enable register.

4.2.1.2 General Status Register (GSR)

This register holds the status of the six 82510 blocks (all except Bus Interface Unit). Each bit when set indicates that the particular block is requesting interrupt service, and if enabled via the *General Enable Register*, will cause an interrupt.

4.2.1.3 General Enable Register (GER)

This register is used to enable/disable the corresponding bits in the *General Status Register*. It can be programmed by the CPU at any time.

Table 3. Block Interrupt Priority

Block	Priority	GIR CODE 3 2 1 (Bits)	
Timers	5 (highest)	101	
Tx Machine	4	100	
Rx Machine	3	011	
Rx FIFO	2 SERVE	010	
Tx FIFO	1	001	
Modem I/O	0 (lowest)	000	

4.2.1.4 Priority Resolver and General Interrupt Register

If more than one enabled Interrupt request from GSR is active, then the priority resolver is used to resolve contention. The priority resolver finds the highest priority pending and enabled interrupt in GSR and decodes it into the *General Interrupt Register* (bits 3 to 1). The *General Interrupt Register* can be read at any time.

NOTE:

GIR is updated continuously, so while the user may be serving one interrupt source, a new interrupt with higher priority may update GIR and replace the older one.

4.2.2 INTERRUPT ACKNOWLEDGE MODES

The 82510 has two modes of interrupt acknowledge-ment—Manual acknowledge and Automatic acknowledge. In Manual Acknowledge mode, the user has to issue an explicit Acknowledge Command via the *Internal Command Register (ICM)* in order to cause the INT pin to go low. In Automatic Acknowledge mode the INT pin will go low as soon as an active or pending interrupt request is serviced by the CPU. An operation is considered to be a service operation if it causes the source of the interrupt (within the 82510) to become inactive (the specific status bit is reset). The service procedures for each source vary, see section 4.2.3.2 for details.

4.2.2.1 Automatic Acknowledgement

In the automatic acknowledge mode, a service operation by the CPU will be considered as an automatic acknowledgement of the interrupt. This will force the INT pin low for two clock cycles, after that the INT pin is updated i.e. if there is an active enabled source pending then the INT pin is set high again (reflected in GIR). This mode is useful in an edge triggered Interrupt system. Servicing any enabled and active GSR bit will cause Auto Acknowledge to occur (independently of the source currently decoded in the GIR register). This can be used to rearrange priorities of the 82510 block requests.




Figure 10. Automatic Acknowledge Mode Operation




Figure 11. Manual Acknowledge Mode Operation



4.2.2.2 Manual Mode of Acknowledgement

The Manual Acknowledgement Mode requires that, unlike the automatic mode where a service operation is considered as an automatic acknowledge, an explicit acknowledge command be issued to the 82510 to cause INT to go inactive. In this mode the CPU has complete control over the timing of the Interrupts. Before exiting the service routine, the CPU can check the GIR register to see if other interrupts are pending and can service those interrupts in the same invocation, avoiding the overhead of another interrupt as in the Automatic

mode. Of course the user has the option of issuing the acknowledge command immediately after the service, which would be similiar in behavior to the automatic mode. If the manual acknowledge command is given before the active source has been serviced and no higher priority request is pending, then the same source will immediately generate a new interrupt. Therefore, the software must make sure that the Manual Acknowledge command is issued after the interrupt source has been serviced by the CPU (see section 4.2.3.2. for more details on interrupt service procedures for each source).




Figure 12. Typical Interrupt Handler



4.2.3 GENERAL INTERRUPT HANDLER

In general an interrupt handler for the 82510 must first identify the interrupt source within the 82510, transfer control to the appropriate service routine and then service the active source. The active source can be identified from two registers—General Interrupt Register, or General Status Register. The GIR register identifies the highest priority active block interrupt request. The GSR register identifies all active (pending or in service) Block Interrupt Requests. The typical operation of the 82510 interrupt handler is given in Figure 12. The two major issues of concern are the source identification and Control Transfer to the appropriate service routine.

Since the 82510 registers are divided into banks, and the interrupt handler may change register banks during service, it is best to save the bank being used by the main program and then do the interrupt processing. Upon completion of service, the original bank value is restored to the *GIR/Bank register*.

4.2.3.1 Source Identification

The 82510 has 16 interrupt sources, and the CPU must identify the source before performing any service. Although the procedure varies, the typical method would be to identify the block requesting service by reading




Figure 13. Bypassing the 82510 Fixed Interrupt Priority

GIR bits 3-1. If the source is either Tx Machine, Tx FIFO, or Rx FIFO, no further indentification is needed, the user can transfer control to the service routine (in most cases, only one Timer will be used, therefore the Timer Routine can also be directly invoked). All modem I/O interrupts can be handled via one routine as all the modem interrupt sources are supplementary to the modem handshaking function. The Rx Machine, however, has two different types of interrupt sources, event indications (CCR/Address recognition CCR/Address Match, Break Detect, Break Terminate, and Overrun Error), and error indications (Parity Error, Framing Error, these error indications do not refer to any particular character, they just indicate that the specific error was detected during reception). For most applications, the error indicators can be masked off, and only the event driven interrupts enabled. The error indicators can be read from the Receive Flags prior to reading a character from the FIFO. This interrupt scheme can be used, because the Receive character error indicators are available in the Receive Flags, and can be checked by the Receive routine before reading the character from the Rx FIFO.

Since all active status bits (except Rx FIFO interrupt in LSR and RST) are reset when the corresponding block status register is read, the interrupt routine must check for all possible active sources within the block, and service each active source before exiting the interrupt handler.

The 82510 interrupt contention is resolved on a fixed priority basis. In some applications the fixed priority may not be suitable for the user. For these cases the

user can bypass the 82510's priority resolution by using the General Status Register (rather than GIR) to determine the block interrupt sources requesting service. Each source is checked in order of user priority and serviced when identified (There will be no problem with using this algorithm in auto acknowledge mode because the INT pin will go low as soon as a pending and enabled interrupt request goes low). The user will be trading some service latency time for additional source identification time, this algorithm's efficiency will improve as the number of block sources to verify is reduced. See Figure 13 for the algorithm.

4.2.3.2 Interrupt Service

A service operation is an operation performed by the CPU, which causes the source of the 82510 interrupt to go inactive (it will reset the particular status bit causing the interrupt). An interrupt request within the 82510 will not reset until the interrupt source has been serviced. Each source can be serviced in two or three different ways; one general way is to disable the particular status bit causing the interrupt, via the corresponding block enable register. Setting the appropriate bit of the enable register to zero will mask off the corresponding bit in the status register, thus causing the INT pin to go inactive. The same effect can be achieved by masking off the particular block interrupt request in GSR via the General Enable Register. Another method, which is applicable to all sources, is to issue the Status Clear command from the Internal Command Register. The detailed service requirements for each source are given

Table 4. Service Procedures For Each Interrupt Source

Interrupt Source	Status Bits & Registers	Interrupt Masking	Specific Service	General Service
restal USO restales	TMST (1-0) GSR (5)	TMIE (1-0) GER (5)	Read TMST	Status Clear (StC)
Tx Machine	GSR (4) LSR (6)	GER (4)	Write Character to Tx FIFO	Issue StC
Rx Machine	LSR (4-1) RST (7-1) GSR (2)	RIE (7-1) GER (2)	Read RST or LSR Write 0 to bit in RST/LSR	Issue StC
Rx FIFO	RST/LSR (0) GSR (0)	GER (0)	Write 0 to LSR/RST Bit zero. Read Character(s)	Issue StC
Tx FIFO	LSR (5) GSR (1)	GER (1)	Write to FIFO Read GIR	Issue StC
medom, the 82510 can	MSR (3-0) GSR (3)	MIE (3-0) GER (3)	Read MSR write 0 into the appropriate bits of of MSR (3-0)	Issue StC

NOTE:

The procedures listed in Table 4 will cause the INT pin to go low only if the 82510 is in the automatic acknowledge mode. Otherwise, only the internal source(s) are decoded, the INT pin will go low only when the Manual Acknowlege command is issued.



4.3 Polling

The 82510 can be used in a polling mode by using the General Status Register to determine the status of the various 82510 blocks, this is useful when the software must manage all the blocks at once. If the software is dedicated to performing one function at a time, then the specific status registers for the block can be used, e.g. if the software is only going to be Transmitting, it can monitor the Tx FIFO level by polling the FIFO Level Register, and write data whenever the Tx FIFO level decreases. Reception of data can be done in the same manner.

5.0 SOFTWARE CONSIDERATIONS

5.1 Configuration

The 82510 must be configured for the appropriate modes before it can be used to transmit or receive data. Configuration is done via read and write registers, each functional block (except for BIU) has a configuration register. Typically the configuration is done once after start up, however, the FIFO thresholds and the interrupt masks can be reconfigured dynamically. If the 82510 configuration is not known at start up it is best to bring the device to a known state by issuing a software reset command (ICM register, bank one). At this point all block interrupts are masked out in GER and all configuration and status registers have default values. The bank register is pointing to bank zero. The 82510 can now be configured as follows:

- If BRG A is being issued as a baud rate generator then load the baud rate count into BAL and BAH registers.
- Configure the character attributes in LCR register (Parity, Stop Bit Length, and Character Length).

(Note if interrupts are being used, steps 1 and 2 can also be done at the end, since the user will have to return to bank zero to set the interrupt masks in GER)

- 3. Load ACR0 register with the appropriate Control or Address character (if using the Control Character Match or Address Match capability of the 82510).
- 4. Switch to Bank two.
 - (In this Bank the configuration can be done in any order)
- Configure the Receive and Transmit FIFO thresholds if using different thresholds than the default).

- 6. Configure the Transmit Mode Register for the Stop Bit length, modem control, and if using echo or 9 bit length or software parity, configure the appropriate bits of the register. The default mode of the modem control is Manual, if using the FIFO then the automatic mode would be most useful).
- Configure the Rx FIFO depth, interrupt acknowledge mode, μlan or normal mode and echo modes in IMD register.
- 8. Load ACR1 if necessary
- 9. Enable Rx Machine Interrupts as necessary via
- Configure RMD for CCR, DPLL operation, Sampling Window, and start bit.
- 11. Switch to Bank 3.
- 12. Configure CLCF register for Tx and Rx clocks and or Sources
- Configure BACF register for BRG A mode and source.
- Load BBL and BBH if BRGB is being used (as either a BRG or a Timer).
- 15. Configure BBCF register if necessary.
- If reconfiguration of the modem pin is necessary then program the PMD register.
- 17. Enable any modem interrupt sources, if required, via MIE register.
- 18. Enable Timer interrupts, if necessary, via TMIE.
- 19. If using interrupts then
 - i) Switch to Bank zero.
 - Disable Interrupts at CPU (either by masking the request at the interrupt controller or executing the CLI instruction).
- ii) Enable the appropriate 82510 Block interrupts by setting bits in the GER register. (CPU interrupts can now be reenabled, but it is recommended to switch banks before enabling the CPU interrupts).

NOTE:

At this stage it is best to leave the TxM and Tx FIFO interrupt disabled, See section 6.3 Transmit Operation for details)

 Switch to Bank One. Load Transmit Flags if using 9-bit characters, or 8051 9-bit mode or software parity. If using interrupts CPU interrupts can now be enabled.

Bank One is used for general operation, the 82510 can now be used to transmit or receive characters.




Figure 14. Configuration Flow Chart




Figure 14. Configuration Flow Chart (Continued)




Figure 15. Tx FIFO Interrupt Hysteresis

5.2 Transmit Operation

5.2.1 GENERAL OPERATION

To transmit a character the CPU must write it to the TXD register, this character along with the flags from the Tx Flags register is loaded to the top of the TX FIFO. If the Tx Machine is empty, then the character is loaded into the shift register, where it is serially transmitted out via the TXD pin (the flags are not transmitted unless the 82510's configuration requires their transmission e.g. if software parity is selected then the S/W parity bit is transmitted as the parity bit of the character). The CPU may write more than one character into the FIFO, it can write four characters in a burst (five if the Tx Machine is empty) or it can check the FIFO level before each write, to avoid an overrun condition to the transmitter. In the case of the latter, the software overhead of checking the FIFO level must be less than the time required to transmit a character, otherwise the transmit routine may not exit until another exit condition has been met.

e.g. at 288,000 bps for an 8-bit char no parity

It takes 34.7 \(\mu \) s to transmit one character.

If the time, from the write to TXD to the reading of the Transmit FIFO level, is greater than 34.7 μ s then the Tx FIFO level will never reach higher than zero, and the FIFO will always appear to be empty. Therefore, if the transmit routine is checking for a higher level in the FIFO it may not be able to return until some other exit condition—such as no more data available—is met. This can be a problem in the interrupt handler, where the service routine is required to be efficient and fast.

The transmitter has two status flags. Tx Machine Idle and Tx FIFO interrupt request, each of these conditions may cause an interrupt, if enabled. The Transmit Idle condition indicates that the Tx Machine is either empty or disabled. The Tx FIFO interrupt bit is set only when the level of the Tx FIFO is less than or equal to the threshold. These interrupts should remain disabled until data is available for transmission. Because outside of disabling the corresponding GSR status bits, the only way to service Tx Idle is by writing data to the Transmitter. Otherwise, the Tx Machine interrupt may occur when no data is available for transmission, and as a result will keep the INT pin active, preventing the 82510 from generating any further interrupts (unless the Transmit Interrupt routine automatically disables the Tx Machine Idle and Tx FIFO interrupt requests in GSR). The threshold of the Tx FIFO is programmable from three to zero, at a threshold of three the Tx FIFO will generate an interrupt after a character has been transmitted. While at a threshold of zero the interrupt will be generated only when the Tx FIFO is empty. For most applications a threshold of zero can be used. If the threshold is dynamically configured, i.e. it is being modified during operation, then the Tx FIFO level must be checked before writing data to the transmitter.

5.2.1.1 Transmit Interrupt Handler

The Transmit Interrupt Handler will be invoked when either the Tx FIFO threshold has been met or if the Transmitter is empty. Since the Tx Machine interrupt is high priority (second highest priority, with Timer being the highest), the interrupt line will not be released to other lower priority, pending 82510 sources until the Tx Machine interrupt has been serviced. If no data is available for transmission, then the only way to acknowledge the interrupt is by disabling it in the General Enable Register. Thus the Tx Machine interrupt should not be enabled until there is data available for transmission. The Tx Machine interrupt should be disabled after transmission is completed.

5.2.1.2 Transmission By Polling

Transmission on a polling basis can be done by using the General Status Register and/or the FIFO Level Register. The software can wait until the Tx FIFO and/or the Tx Machine Idle bits are set in the General Status Register, and then do a set number of writes to the TXD register. This method is useful when the software is trying to manage other functions such as modem control, timer management and data reception, simultaneously with transmission.

If management of other functions is not needed while transmitting, then continuous transmission can be done by monitoring the Tx FIFO level. A new character is written to TXD as soon as the FIFO level drops by one level.




Figure 16. 16 Tx Interrupt Handler Flow Chart






Figure 17. Using GSR for Polling




Figure 18. Data Transmission by Monitoring FIFO Level




Figure 19. Break Transmission Using Tx FIFO to Measure Break Length

5.2.1.3 Break Transmission

The 82510 will transmit a break when bit six of the Line Control Register is set high. This will cause the TXD pin to be held at Mark for one or more character time. The Tx FIFO can be used to program a variable length break, see Figure 19 for details. If the break command is issued in the midst of character transmission the TXD pin will go low, but the transmitter will not be disabled. The characters from the Tx FIFO will be shifted out on to the Tx Machine and lost. To prevent the erroneous transmission of data, The CPU must make sure the Transmitter is empty or disabled before issuing the Send Break command.




Figure 20. Rx FIFO Hysteresis

5.3 Data Reception

The receiver provides the 82510 with three types of information:

- a) Data characters received
- b) Rx Flags for each data character
- c) Status information on events within the Rx Machine.

The Rx FIFO interrupt request goes active when the Rx FIFO level is greater than the threshold, if the interrupt for this bit is enabled then it will generate an interrupt to the CPU. This is a request for the CPU to

read characters from the 82510. Each character on the Rx FIFO has flags associated with it, all of these flags are generated by the Rx Machine during reception of the character. These flags provide information on the integrity of the character, e.g. whether the character was received OK, or if there were any errors. The receiver status is provided via the Receive Status Register (RST), which provides information on events occurring within the Rx Machine, since the last time RST was read. The information may or may not apply to the current character being read from the RXD register. The CPU may read one or more characters from the Rx FIFO. After each read, if the FIFO contains more than a single character, a new character is loaded into the RXD register and the flags for that character are placed into the RXF register. The software can check for the Rx character OK bit in the flags to make sure that the character was received without any problems.


5.3.1 RECEIVE INTERRUPT HANDLER

The Receiver will generate two types of interrupts, Rx FIFO interrupt and Rx Machine Interrupt. The Rx FIFO interrupt requires that the CPU read data characters from the Rx FIFO. If the Rx Machine interrupts are disabled then the CPU should also check for errors in the character before moving it to a valid buffer. The interrupts generated by the Rx Machine can be divided into two categories—occurrence of errors during reception of data (parity error, framing error, overrun error), or the occurrence of certain events (Control/Address character received, Break detected, Break Terminated). For typical applications, the error status of each received character can be checked via the *Receive Flags*, and the events can be handled via interrupts.

5.3.2 RECEIVING DATA BY POLLING

To receive data through polling, the 82510 can use the General Status or the Receive Status Registers to check for the Rx FIFO request. If the Receive routine does not generate time outs or modem pin transitions, then the data can also be received by monitoring the Rx FIFO level in the FIFO Level Register. The implementation using GSR would be useful in applications where the software routine must monitor the timer for time outs or the modem pins for change in status. The example polling routine illustrates the use of the FIFO Level Register in receiving data. It waits for the Rx FIFO request before beginning data reception. The procedure Rx_Data_Poll will receive the number of characters requested in Char_count and place them in the Receive buffer.





```
#define base 0x3F8;
                        /* base address of 82510 */
#define buff_size 128;
Rx__Data__Poll (Char__count, Rxbuffer)
int Char__count;
                      /* Total # of bytes to be received */
char *Rxbuffer [buffsize];
int count = 0;
int status, IvI, Rok;
While (((status = (Inp(base+7) & 0x05)) == 0x01) /* If Rx FIFO Req in GSR set */
                                                 /* Assume in bank one */
   /* If Rx FIFO is not empty */
  While ((IvI = ((Inp (base+4) & 0x70)/0x10)0&(count < (Char_count))
      /* If Character Received OK */
     if (((Rok = (Inp (base+1) & 0x60)) == 0x40)
        Rxbuffer [count] = Inp (base);
        ++count:
```

Figure 21. Example Polling Routine

5.4.3 CONTROL CHARACTER HANDLING

The 82510 has two modes of control character recognition. It can recognize either standard ASCII or standard EBCDIC control characters, or it can recognize a match with two user programmed control (or Address Characters in MCS-51 9-bit mode, for Automatic Wake up) characters. Each mode generates an interrupt through the Receive Status Register. The Receive Flags also indicate whether the character being read is a control character. The usage of CCR depends on the maximum number of possible control characters that can be received at any one time. Applications such as Terminal Drivers, which have no more than two control characters outstanding, such as XON and Ctl-C, or XOFF and Ctl-C, can use just the Control Character Match mode by programming the registers ACR0 and ACR1. If the CPU needs to process text on a line by line basis, the standard Control Character recognition capability can be used to determine when an end of line has occurred e.g. a whole line has been received when a Carriage Return (CR) or Line Feed (LF) is received by the UART.

Implementation of a character oriented asynchronous file transfer protocol can be done using both standard and specific Control Character Recognition. In such protocols most control characters such as Start of Header (SOH), can only be received during certain states, these characters can be received via Standard Control Character Recognition. A few Control Character

ters (e.g. abort) can be received at any stage of communication, these can be received by using the Control Character Matching capabilities of the 82510.

5.3.3 BREAK RECEPTION

The 82510 has two status indications of break reception, Break Detect indicates that a break has been detected on the RXD pin. Break Terminated indicates that the Break previously detected on the RXD line has terminated and normal Data reception can resume. Each of these status bits can generate an interrupt request through the Rx Machine Interrupt request. Normal consequence of break is to abort the data reception or to introduce a line idle delay in the middle of data reception. In the case of the former, the Break Detect interrupt can be used to reset the 82510 Receive Machine and the Rx routine flags; in the case of the latter, the break terminated interrupt can be used to filter out the break characters and resume normal reception. Each break character is identified by a break flag in the Rx Flags Register (the CCR flag, Framing error, and CCR Match flag also may become active when a break character is received) and is loaded onto the Rx FIFO as a NULL character. If break continues even after the Rx FIFO is full, then an overrun error will occur but no further break characters will be loaded on to the Rx FIFO. The user can also measure the length of the break character stream by using the Timer.




Figure 22. Handling Control Character Interrupts

231928-25




Figure 23. Using Control Character Match in Terminal Ports



5.3.4 DATA INTEGRITY OF MA AGA SELL S.A.2

To improve the reliability of the incoming data the 82510 provides a digital filter, a Digital Phase Locked Loop, and multiple sampling windows (which provide a noise indication bit).

5.3.4.1 Digital Filter

The Digital Filter is used to filter spikes in the input data. The Rx Machine uses a 2 of 3 filter. The output is determined by the majority of samples. If at least two of the three samples are "1" then the output will be a "1". Spikes of one sample duration will be filtered but spikes of two or more samples duration will not be filtered.

5.3.4.2 Digital Phase Locked Loop

The Digital Phase Locked Loop (DPLL) is used by the Rx Machine to synchronize to the incoming data, and adjust for any jitter in the incoming data.

The 82510 DPLL operates on the assumption that a transition in the incoming data indicates the beginning of a new bit cell. A valid asynchronous character frame will contain one or more transitions depending upon the data. If upon occurrence of the transition, the DPLL phase expectation is different from the sampled phase, then there is jitter in the incoming data. The DPLL will compensate for the phase shift by adjusting its phase expectations, until the expected phase and the sampled phase are locked in. The user can enable or disable the DPLL through the *Receive Mode Register (RMD)*.

5.3.4.3 Sampling Windows

The sampling windows are used to generate the data bit, by repeated sampling of the RXD line. The bit polarity decision is based upon a majority vote of the samples. If a majority of the samples are "1" then the bit is a "1". If all samples are not in agreement then the Noisy Character bit in the RXF register is set. The sampling windows are programmable for either 3 of 16 or 7 of 16. The 3/16 mode improves the jitter tolerance of the medium. While the 7/16 window improves the impulse noise tolerance of the channel.

The sampling windows also provide a Noisy character bit in the RXF register. This bit indicates that the current character being read had some noise in one or more of its bits (all the samples were not in agreement). This bit can be used along with the Parity and Framing error bits to provide an indication of noise on the channel. For example, if the Noisy Character bit and the Parity or the Framing errors occur simultaneously, then the noise is probably sufficient to merit a complete check of the communications channel. The noisy bit can also be used to determine when the cable is too long or the baud rate is too high. The user would keep a tally of the noisy characters, and if more than a certain number of characters were received with noise indications. then either the baud rate should be lowered or the distance between the two nodes should be reduced.

5.4 Timer Usage

The 82510 has two baud rate generators, each of these can be configured to operate as Timers. Typical applications use BRG A as a BRG and BRG B as a Timer. Since both the Transmitter and the Receiver may need to generate time outs, it is best to use the Timer as a Time Base to decrement ticks (upon a Timer Expired Interrupt) from (software implemented) Tx and/or Rx counters. The Timer can also be used to time out the Rx FIFO and read characters that otherwise may not have been able to exceed the Rx FIFO threshold.

5.4.1 USE AS A TIME BASE

The transmitter and the receiver routines use a software variable which acts as a counter. The variable is loaded with the required number of ticks that are needed for the Time Out period. Once started the Timer generates an interrupt each time it expires, the interrupt handler then decrements the counters. Once loaded the software monitors the counters until their value reaches zero, this would indicate to the software that the required time period has elapsed. The Time Base value should be selected with regards to the CPU interrupt load. The CPU load will increase substantially when the Timer is used as a Time Base, therefore using the Timer in this mode at very high baud rates may cause character overruns. A time base of 5 or 1 ms is probably the most useful. An additional benefit of the Time Base is that it can support more than two counters if required.




Figure 24. Timer use as Time Base for Transmit and Receive


5.4.2 USE FOR RX FIFO TIME OUT

In the 82510, Rx FIFO interrupts will occur only after the FIFO level has exceeded the threshold. Due to this mechanism and the nonuniform arrival rate of characters in asynchronous communications, there is a chance that characters will be "trapped" in the Rx FIFO for an extended period of time.

For example, assume the 82510 is a serial port on a system and is connected to a terminal. The user is entering a command line. The Rx FIFO Threshold = 3, and at the end only two bytes are received. Since the FIFO threshold has not been exceeded, the Rx FIFO interrupt is not generated. No other characters are received for 30 minutes, if the characters (in the Rx FIFO) are a line feed and carriage return, respectively, the CPU may be waiting for the CR to process the characters it has received. Consequently the characters will not be processed for 30 minutes.

In order to avoid such situations, a Rx FIFO Time Out mechanism can be implemented by using the 82510 Timer. The time out indicates that a certain amount of time has elapsed since the last read operation was performed. It causes the CPU to check the Rx FIFO and read any characters that are present.

In applications where the character reception occurs in a spurious manner (the exact number of characters cannot be guaranteed), the Rx FIFO Time Out is the only way to prevent characters from being trapped. The time out period is measured from the last read operation, every read operation resets the Rx FIFO Timer. To synchronize with the beginning of the data reception, initially the Rx FIFO threshold is set to zero. After the first character has been received, the threshold is adjusted to the desired value. When a Rx FIFO time out occurs and no data is available, the threshold is reset to zero. In error free data transmission, the beginning of data transmission is signaled by the reception of a control character, such as SOH or STX, the Rx FIFO time out mechanism should be triggered to the reception of these control characters.



and barn state of Figure 25. Rx FIFO Time Out Flow Chart of Figure 25. Rx FIFO Time Out Flow Chart of Figure 25.




Figure 26. Packet Structure of XMODEM

6.0 82510 IMPLEMENTATION OF XMODEM

The 82510 XMODEM implementation is a file transfer program for the 82510 based on the XMODEM protocol. The software runs on the PC AT on a especially designed adapter board (the adapter board design is shown in Figure 33). The software uses most of the 82510 features including the baud rate generator, Timer, Control Character Recognition and FIFOs. The software uses an interrupt driven implementation, written in both assembly and C languages.

6.1 XMODEM Protocol

XMODEM is a popular error free data transfer protocol for asynchronous communications. Data is transferred in fixed length 128 byte packets, each packet has a checksum for error checking. The packets are delineated by control characters, which act as flags between the Receiver and the Transmitter. There are four control characters, SOH, EOT, ACK, and NAK. SOH indicates the Start of a Packet, EOT indicates the End Of Transmission; ACK and NAK are positive or negative acknowledgements of the packet respectively. The packet structure and protocol flow of XMODEM is provided in the figures given below.

6.2 Software

Interrupts are used to transmit and receive data. The software is implemented as two independent finite state machines—Transmit State Machine and Receive State Machine. Each state machine is triggered by external events such as user commands and data or Control Character reception. The state machines communicate with the 82510 interrupt service routines through software flags. The overall structure of the main routine is given in Figure 31. The major modules of the software are given in the hierarchy Chart, Figure 34, which lists the different modules in order.

The interface between the main program and the interrupt service routine is done through global flags. The interrupt handler services four sources—Transmit, Timer, Receive, and Control Characters. Each of the interrupt sources communicates with each of the state machines through the global flags. The state machines keep track of their individual states through state variables. The interface between the individual states within a state machine is done through state flags. The state machine diagrams are given in Figure 29 and Figure 30




Figure 27. Protocol Flow for Transmit Side of XMODEM




Figure 28. Protocol Flow for Receive Side of XMODEM




Figure 29. Transmit State Machine




Figure 30. Rx State Machine



```
Initialization
WHILE (NOT QUIT)

UPDATE STATUS ON SCREEN
IF (KEYBOARD HIT)
THEN PROCESS COMMAND
PROCESS TRANSMIT STATE MACHINE
PROCESS RECEIVE STATE MACHINE

BLOOM
```

Figure 31. Software Structure

6.2.1 TRANSMISSION OF DATA

The Transmit interrupts are disabled until data transmission is required, this prevents unnecessary Transmit interrupts. The Transmit interrupt is enabled when a packet has been assembled or if a Control Character is required to be transmitted. Upon invocation the Trans-

mit interrupt service routine reads characters from the packet buffer and writes it to the Tx FIFO. Since it does not require the use of the Transmit Flags, no information is written to the TXF register.

6.2.2 RECEPTION OF DATA

Data reception begins only after a Start of Header (SOH) control character is received. This control character puts the receiver in a data reception mode. After receiving the SOH, the CCR interrupt is disabled (since all data being received now is transparent and can not be interpreted as a control character). After 132 characters are received, the CCR interrupt is reenabled and the corresponding ACK or NAK sent to the Transmitting system. The receiver has a time out feature, which causes it to check the Rx FIFO for any remaining characters. End of Transmission is indicated by an EOT control character, which causes the file to be closed and the Receiver to go into the Idle state.





Figure 32. Using Flags for Communications with Interrupt Routine

2-226





6.3 Software Listings

```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 1
  1. #include "C:\ftp\ftp.def"
  2. #include "C:\lc\fcntl.h"
  3. #include "C:\lc\stdlib.h"
  4. #include "C:\Ic\stdio.h"
  6. /***
                                                *****/
  7. /***
            SEPTEMBER 1986
                                                *****/
 8. /***
                                                *****/
  9. /***
            82510 XMODEM IMPLEMENTATION
                                                *****/
 10. /*******************************
 11. int
            eof =false;
                              /* end of file flag */
 12. int
            rmpk =0;
 13. int
            turflg;
 14. int
            rarflg;
 15. int
            exp_pkt_num = 1;
                                /* next packet number expected by receiver */
 16. int
            pkst;
                              /* Time Out counter for receiver */
 17. int
            ratoent;
 18. int
            quit =false;
 19. int
            key = 0;
                           /* # of SOH characters received */
 20. int
            sohent =0;
            rafent =0;
 21. int
                                /* * of Rx FIFO Interrupts */
            22. int
 23. int
            rx_state = rx_idle; /* Receiver State Variable */
tx_cmd = inactive; /* Indicates a Valid Tx Command was given */
rx_cmd = inactive; /* Indicates a valid Rx Command was issued */
 24. int
 25. int
 26. int
27
28. /* File to be Transmitted */
29. char tx_file_name[40] = "
 31. /* File to be Received */
32. char rm_file_name[40] = "
33
34. int
            send_ccr_req = inactive;
                                        /* Flag - Request to Tz Ctl-Char */
35. int
            intvec =0;
                                        /* contains the GIR vector */
36. int
            1;
 37. char
            txdata [132];
                                        /* Tz Buffer */
                                        /* Rx Buffer */
            rmbuf [128];
38 char
39. char
            radata [131];
           rx_f_buf [32000];
 40. char
                                        /* Rx File Stored in this buffer */
42. /********************
43. /*** tm state variables *****/
44. /*******************
45. int
          tw_indx;
                                        /* Pointer to the next character in the
                                           buffer */
46
47
48. struct packet (
49
            char
                       head:
50
            char
                        pack_num;
51
            char
                        pack_empl;
52
            char
                        buffer [128]
           char
                        chksm;
56. struct packet rapack, tapack;
                                                                                                 231928-38
```

82510 XMODEM Implementation



```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 2
59. /******************
63
.64. /** twm and tw fifo **/
65. int tx_req =0; /* Flag - indicates a request for transmission to
        82510 Interrupt Handler */
ccr_to_tx = 0; /* Actual Ctl-char to Transmit */
 68. int tm_byte_cnt =0; /* Total * of Bytes Transmitted */
 69. int
       pkts_sent =0; /* 0 of Packets sent */
70.
 71. /** Timer **/
72. int tr_time_cnt =0; /* Transmitter Timer Counter */
74. /** CCR **/
75. int get_ccr_rq =0; /* Flag - Request to Receive Ctl-character */
        get_ccr_rq =0; /* Flay - Acquer
ccr_to_get =0; /* Received Ctl-char value */
76. int
78. /**** RX STATE VARIABLES *****/
          RX STATE VARIABLES
90. /****************************
91. /**** rx state machine and Interrupt ******/
92. /***
95. /** rx fifo **/
96. int rx_byte_cnt =0; /* # of Bytes Received */
97
98. /** CCR **/
99
100. int ctl_rxd_flg =0; /* Flag-Indicating that a Ctl-Char. has been
101. receivd*/
102. int rs_ctl_chr=0; /* Actual Ctl-char received */
103.
103.
104. /** Timer **/
105. int rx_time_cnt =0; /* Receive Timer Count */
                                           (143197 *** * 182 181 755*) 1 231928-39
```

82510 XMODEM Implementation (Continued)

```
MAIN PROGRAM ftp.c 82510 XMODEM
106
107. /***********************
108. /** MAIN ROUTINE ***/
109. /***********************
110
111. main ()
112. (
                     q,txfl,rxfl;
113 int
                      rval, v = 0;
114. int
115. int
                      cmd = 0;
116. int
                      wn_status =0;
117. int
                       ecode = 0;
118. FILE
                      *fp;
119. FILE
                      *rufp;
                      rwst;
120 int
121. int
                      west:
                                                              /* Retransmit count */
122. int
                      retm_cnt =0;
                                                              /* Time Out Count */
123. int
                      tocnt =0;
124. int
                      tm_secs,rm_secs;
125 int
                     i,s, 1pcnt = 0;
126.
                                                               /* Clear Screen */
127
               CLR ();
               MV_CURS (so_r,so_c);
128.
                                                              /* Sign On Message */
               printf (s1);
129
               init ();
                                                              /* Initialise 82510 and Variables */
130.
               MENU ();
                                                              /* Print Menu */
131.
                                                              /* Enable Interrupts in 8259A */
               enbint4 ();
132
                                                       /* Enable Interrupts

/* issue EOI */

/* start timer B */

/* Keeps Track of @ of Loops */

** A for the start of a start of the start
               outp (ip00,eoi);
133
               outp ((bpa+3),0x22);
134.
135
               lpcnt =0;
136.
137. /********************************
      /xxx main while loop xxxx/
138
      while (quit==false)
140
141
142
               /***************
143
               /** display protocol parameters **/
144
               /****************
145
146
147
                  mv_curs (4,30); weed end .isk3-113 s Jadi paltacibal-gall At
148
                  printf ("loop # = %u", Ipent);
149
                  mv_curs (4,50);
150
                  printf ("re int. ent = %u", refent);
151.
152
                  mv_curs (5,50);
153.
                  printf ("ccr int ent = %u", ccrent);
154
                  mv_curs (4,1);
155.
                  printf ("interrupt vector = %u \n", intvec);
q = inp (bpa+4);
156
157.
                  txf1 = q & 0x07;
                  mv_curs (5,1);
158
                  printf ("TX FIFO = %u ",txfl);
150
                   q = inp (bpa+4);
160
161
                  rmf1 = q & 0x70;
162
                  mv_curs (6,1);
163.
                  printf ("RX FIFO = %u \n", rxf1/16);
164.
                  mv_curs (6,50);
165
                  printf ("SOH count = %3u", sohent);
                                                                                                                                                                 231928-40
```

82510 XMODEM Implementation (Continued)



```
PAGE 4
                              MAIN PROGRAM ftp.c 82510 XMODEM
                          printf ("bytes received %3u",rx_byte_cnt);
 166
 167.
 168.
                           mv curs (7,30);
                           printf ("Bytes Sent = %3u",tz_byte_cnt);
 169
                           mv_curs (7,50);
                          171.
                           printf ("pkts rad = %3u",(emp_pkt_num-1));
my curs ("pkts rad = %3u",(emp_pkt_num-1));
 173.
  174.
                            mv_curs (6,30);
                           printf ("pkts sent = %3u", pkts_sent);
 175
                            176
                          rs_secs = rs_time_cnt/200;
open_wind (3,1,"Tr Timer");
 177
 178
                          open_wind (3,1,1 is lime ),
printf (" = %2u secs",tx_secs);
open_wind (3,50,"Rx Timer");
printf (" = %2u secs",rx_secs);

and the secs of 
 179
 181
 182.
                          printf ("Bad Packets Rxd = %3u",bad_pkt_cnt);

mv_curs(8,30);

printf ("@ of ReTx packets = %3u",retx_cnt);
 183
 184.
 185
 187. /* If Command Issued then process the Command */
                          if ((key =kbhit()) ) 0)
 188.
                             if ((key =kbhit()) ) 0)
quit = process_cmd (); As goal for our if it

for our if

 189.
 190.
 191.
                           (
 193
                               /***********************************
 194
                              /RERER Process Tx STATE MACHINE RANGE REREAL DRIVE REVISION 0 REREAL / RERER
 195
 196
 197
                               /********** paillem nass
 198
                               switch (tx_state) (
 199.
 200
                                   case tx_idle:
                               202
203
                               /**** TRANSMITTER IDLE STATE 1014 (1997)
204
205
                                /****
                                                  Checks for a Send Ctl-Char.
206.
                                /****
207
                                                                         Checks for the Transmit Command *****/
                                / * * * *
                                                                                                                         nsmit Command *****/
*****/
209.
                                /***
210
                                /***
                               211.
212.
213.
                                                  /* If Control Character to be Transmitted Then Transmit the
214.
                                                        Control Character by setting the Tz_req Flag and enabling
215.
216.
                                                          the TaM and Ta FIFO interrupts */
217.
                                                   if ((send_ccr_req == active) && (!tx_req)) _z; = = = active)
218.
                                                            tx_req =ctl_chr;q ossq4:0 of al
219.
220.
221.
                                                            tx_i_enb ();gsis XXX_fisV Isset *4
222
                                                           while ( tr_req)0);
223.
                                                            tw_i_dis ();
                                                            send_ccr_req=inactive;
                                                                                                                                                                                                                                             231928-41
```

82510 XMODEM Implementation (Continued)

```
MAIN PROGRAM ftp.c 82510 XMODEM
  PAGE 5
                                                            /* If the Transmit Command is issued then Wait for a NAK */
  226
                                                            if (ts_cmd == active)
  227
  228
  229
                                                                        tw_cmd = inactive;
  230
                                                                       get_ccr_rq =active;
                                                                        tx_time_cnt =200*60; /* 60 sec. Time Out */ 1.358 1288 12862 TOURS 138628
  231
                                                                    tz_state = wait_NAK; .(%1-mma_lig_past, "off = bar ards") frolig
(46.37 disp_om
  232.
  233.
  234
                                                           break;
                                                 case wait_NAK : /* Vaiting for a NAK character to begin Tx */
  236
                                     | AND THE REAL PROPERTY OF THE PROPERTY OF THE
  237
 238
                                      /**** TRANSMITTER WAITING FOR A NAK TO BEGIN *****/ **** SER 4 1) TIMES
 239
                                                                                                                                                                                     open_wind (1,50,"As Times (), passes open_und (), so (), s
                                       /**** TRANSMISSION.
 240
                                       .....
  242
                                       / * * * *
                                                                                    Checks For Time Out
                                                                                                                                                                                     *****/
                                     243
 244
 245
                                                            wn_status = check_wait (); /* Time Out or NAK Rcvd? */
 246
 247
                                                            switch (wn_status) (
 249
                                                                       case time_out : /* If Time Out then Abort
 250
                                                                                                                                                         Transmission */
 251
                                                                                  tx_state =tx_idle;
 252
                                                                                 beep ();
                                                                                 beep ();
prmsg ("Time OUT !!!! receiver not ready");
 253
 254
                                                                                  open_wind (ts_r,ts_c,"NONE"); #1435# 37474 47 8563674
k;
 256
 257
                                                                       case waiting : /* if no Time Out and no NAK
 258
 259
                                                                                                                                                       rowd then do nothing */
                                                                       break;
 261
 262
                                                                       case rx_NAK
 263
                                                                                                                 /* If NAK received then Open
                                                                                                                                       file and advance to
Transmit Packet State */
 264
 265
 266
                                                                                 fp =fopen (tw_file_name,"rb" ); 3 book 6 val stand3
 248
                                                                                  if (fp== NULL) *** breaked timensal eds tol asset)
 269
 270
                                                                                    beep ();
                                                                                    prmsg ("ERROR !!! file does not exist");
 271
                                                                                    cll (tm_r,tm_c);
273
                                                                                    open_wind (tx_r,tx_c, "none");
                                                                                    tm_state =tm_idle; | delinerate of of released leafers to an additional transfer of released and released leafers
 274
275
276
                                                                        else
                                                                                          278
279
                                                                                          is to Prepare racks.
wn_status = 0; /* Reset Vait_NAK Flag */
280
281
282
283
                                                                    break:
                                            break; /* end wait nak */
                                                                                                                                                                                                                                                                                    231928-42
```

82510 XMODEM Implementation (Continued)



```
PAGE 6
                      MAIN PROGRAM ftp.c 82510 XMODEM
                            /**** TANSMITTER READY TO TRANSMIT
287
288.
                                       three stages of transmission asset of transmission transm
289
                            /***
                           / * * * *
290
                            /***
291
                           292.
293.
294.
                                   /* Any Control Character To Transmit? **/
295.
296.
                                   if ((send_ccr_req == active) && (tr_req==0))
297.
                                       ts_req =ctl_chr; and set food at
298
                                  /# Which Stage of transmission ?#/
299.
300.
                                  switch (tarflg)
301.
                                      case mkpkt:
302.
304.
                                          asmbpkt (pkts_sent,(p); /* Assemble Packet */
305
                                           cpy2buf ();
306.
307
                                          txrflg =txmtq; /* Start Transmission */
308
309
                                        tarfig stants;

ta_indx =0;

ts_i_enb ();

/* Enable TxM and Tx F1FO : fanci) ib

Interrupts */
310
311.
313.
                                 break;
case txmtg:

if (tx_req == 0)

/* Interrupt Handler Resets
this flag to 0, when 122
314.
315.
316.
317.
                                                                                     this flag to 0, when 132
318.
                                                  At tamed two part and bytes are transmitted */ napres
319.
                                         tx_indx =0;
320.
321
                                          prmsg ("packet transmitted");
322
                                          323.
324.
                                          ts_state = wait_CC; /* Wait for ctl Character */
325.
326.
                                          tarflg =mkpkt;
tx_i_dis (); /* Disable TxM and Tx FIFO
327
                                 328
329
330.
331.
332.
                                 break; case retx : /* The Retransmit request is
334
                                                                                  issued by the Wait _CC state */
335
                                          outp((bpa+6),txen); /* enable txm, flush tx fifo
336
337
                                        & tum **/
338.
339.
340.4-850169
341.
                                break; (beuning)) nobeling. Interrupts */ park or acc
342
343.
344
                          break; /* End tx rdy case */
345.
                                                                                                                                                                  231928-43
```

82510 XMODEM Implementation (Continued)



398 399

```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 7
346. case wait_CC :
**** TAMBETTER BEADY TO TRANSMIKE
348. /***
10 CRRRRR/ = 00 TQ
350. /***
                              NAK - requests retransmission *****/
351. /****
                                   352. /***
353. /***
354. /***
                                                                                                *****/
357
                             west = check_wait ();
                                                                                          /* Check for one of the
                                                                                              Following events:
Time Out
NAK Received
358
359
360
361
                                                               ALA Received
or Still Waiting */
                                                                                                 ACK Received
362
                            switch (west)
363
364
                                365
366.
                                                       Ta Time Out, then restart

The Time Out, then restart

The Time Out count is greater than
367.
368
369
                                   if (toent )10) IT at has her eldens
370
371
                                         ( west =0;
372
373
                                           abort_tm ();
374.
                                           prmsg ("receiver not responding");
375
                                  else | #Josef rational journaled *\ (0 == 907_81) 11 |

**toont; belliances as a */* Inc. Time Out Count */
376
377.
378.
379
                                           tz_time_cnt =200*10;
380
381
382
                                break; 10 MAK TO MOS TO TION $1. CERTIFOR 61,322,589
383
384
                                case waiting : /* if waiting, do nothing */
385.
                                break; OTES at box Har aldesid = \ () alb_(_st
386.
387
                                                               /* If NAK or Corrupted
388
                                 case rx NAK :
                                389
390
                                   if (retx_cnt )10) /* more than 10 attempts, fine of the Abort*/
392
393
394
                                      rets_cnt =0;
tocnt =0; | si dewil | ent widena Pi | (later | (late
395
396
397
                                        prmsg ("Bad link transmission aborted");
```

82510 XMODEM Implementation (Continued)

231928-44

```
/* If Retransmit Count Not
400
                    else
                                            exceeded then go back to
401
                                             retransmit */
403
404.
                    (
405.
                    turflg =retu;
406
                     ++ retz_cnt ;
407
                     tx_state =tx_rdy;
408
409.
                 break;
                 ase rs_ACK: /* ACK Received*/
prmsg ("ACK received");
rets_cnt=0;
tocnt = 0;
410.
                case rs_ACK:
411.
412
413.
414
415.
                    ++pkts_sent;
                    printf ("pkts_sent = %3u", pkts_sent);
416.
                   if (eof ==false) /* If more data to transmit

appear all passes avisor then retrun to mkpkt == kap_21 11.

appear the stage and tx new pkt. */
417.
418
419
420
421.
                       turflg =mkpkt;
422.
                        tx_state =tx_rdy;
423.
424.
                    else
425.
                    1
                     prmsg ("sending EOT"); /* if end of file , then send EOT */
426
427
428
                     tr_req =ctl_chr;
tr_i_enb ();
                     ccr_to_tm = EOT;
429.
430
                     tx_i_enb();
while (tx_req!=0);

to reset flag */
tx_i_dis();
et corror sactive:

/* wait for Int. Handler

to reset flag */
431.
432
433
434.
                      get_ccr_rq =active;
                                                /* wait for Ack */
                      prmsg ("EOT acknowledgement received");
if (or a cacknowledgement received");
435
436.
437
                      if (ccr_to_get == ACK) /* ACK rxd , Close File */
438
439
                        s = fcloses(fp); tas remit all assent the little Many allege
440
                        abort_tx(); berress it fed beiT
441.
                       prmsg ("file transmission complete");
442
                     tz_state =tz_idle; ** /* Return to Idle */
443
444
445
                break;
446
                ) /* /end wait_cc case */ was said and in line it 4
447
448
            ) /* end switch tx state */
                                                                                              231928-45
```

82510 XMODEM Implementation (Continued)



```
PAGE 9 MAIN PROGRAM ftp.c 82510 XMODEM MANDON DIESS SEED MARBORS MIAM 4 4554
450. /**** Process Rx STATE MACHINE *****/
451. /****
             revision 0: dags - again simenal.
452. /****
                                      ****
switch (rx_state)
454.
455
456.
           case rx_idle:
           457
           /***
                                              ****/
           /*** RECEIVER IDLE:
458.
                                              ****/
459
                 waits for user command ARRAR/
before sending NAKS ARRAR/
ARRAR/
ARRAR/
460.
          /***
461.
           462.
463.
464.
465.
            if (rx_cmd == active) | 1 | 1 | receive Command is issued
                   14 file wen at how eithen start Rx timer and change
469
                                  Receiver state to ready */
470
             rm_state = rm_rdy;
471
                   rx_time_cnt =200*10;
472
                   rw_cmd = inactive;
473
474
                 prince ("sending EGT"); (thin to head of this , then
           break;
476
477
           478.
479
480.
481.
482.
                               ** tor SUN
ctl-char. ******/
******/
*****/
483.
484.
485
           / ***
486
           48.7
            rarflg =wait_rx (); /* Checks Rx Timer and returns - 132 = 1
488
                              Time Out if expired
489
490
                               SOH if SOH ccr received
                         EOT if EOT ccr received */ blate basis at
              switch (rarflg)
              case waiting : /* If waiting then do nothing */so_flow book 4) | break;
494
495
              break;
                                 to end waiting in the ear
496
497
              case SOH : /* If SOH received, then go into
498
                              data reception mode and change Rm
499.
              data reception mode and change Rx
Timer count to 4 secs */
++ sohent;
500
501.
                rx_state =rx_pkt;
503.
                 rx_time_cnt =200*4; /* four second time out */
504
                 ratoent =0;
505.
             break;
506
                                                                   231928-46
```

82510 XMODEM Implementation (Continued)



```
PAGE 10
           MAIN PROGRAM ftp.c 82510 XMODEM
                 508
510
512
                        if (send_ccr_req ==inactive) (3725 10525 A (9- 495) gallb = 1122
                        ccr_to_tx =NAK;
send_ccr_req =active;
514
516
518
                    rs_time_cnt =200*10;
                          to linesant
                 break;
520
                                             /* If End Of Text revd,
and data revd then
send ACK and save all packets received in
file */
                 case EOT:
521
523
525
                    ++ eot_cnt;
                    ++ 60_cnt;
open_wind (22,50,"End of Text");
if (exp_pkt_num )1)
if
527
529
                      if (send_ccr_req == inactive) /* Send ACK */
                      ( send_ccr_req =active; Old #8 #1
ccr_to_ts =ACK;
531
532
                       533
                      rs_state =rs_idle;
534
535
536
                      rxfp =fopen (rx_file_name,"ab+");
rwst =fwrite (&rx_f_buf(0),128,exp_pkt_num=1,rxfp);
f (rwst (1)
                           prints ("Write file error ");
prints ("error = %du",(rwst=ferror(rxfp)));
}
fclose (rpfn)
538
540
542
                      rval =fclose (rxfp);
544
                      if (rval ==0)

prmsg ("file received");
else
                       546
548
550
552
              break;
             case ra_pkt: /* Packet reception **/
556
558
                                      *****/
              /**** RECEIVE PACKET STATE
559
560
              /***
                                                        *****/
                            checks for Time Out ******/
or 131 bytes received *****/
which signals the end of packet *****/
562
              /****
              /****
564
              /****
              / (dig as fode)) bi
566
                                                                                         231928-47
```





```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 11
                                    /* If valid Rx Time Out , i.e. no data received for 4 secs then
567
568.
                                          check Rs FIFO for characters and read if any available */
569
                                     if ((rs_time_cnt ==0) && (rs_byte_cnt (131))
570
                                            rxf1 = ((inp (bpa +4) & 0x70)/ 0x10); /* check Rx FIFO
571
                                                                                                                                          Level */
/* if more than
 572
                                             if ((ratocut )= 10) && (raf1 (=0))
573.
                                                                                                                                                10 attempts
574.
 575.
                                                                                                                                                and no data
                                                                                                                                                then abort
 576.
                                                                                                                                                transmit */
 577.
                                                   rs_state =rs_idle;
 579.
 580.
                                                     prmsg (" Receiver Time Out, no DATA");
                                                     ratoent =0; at barranga alegana
 581
582
                                           583.
584
585
                                                                                /* Rx FIFO level ) 0 */
586.
                                             if (raf1 != 0)
587.
588
589
                                                     rm_time_cnt =200*5;
                                                    590
591
                                                             radata [rm_byte_cnt] = inp (bpa); recorded the state of the control of the contro
592
593.
594.
595
                                                              ++ rufent;
                                                             -- rxf1;
596.
597
598.
                                                    ratocat = 0;
599
600.
                                             else
601
602
                                                                                                                       /* inc. receive TimeOut
                                                    rm_time_cnt =200*4;
                                                                                                                          Count */
603
604.
605
                                         )
606
607
                                   else
608
                                                                                                   /* Packet Received */
609
                                             if (rx_byte_cnt == 131)
610.
                                                     rm_byte_cnt =0;
612
                                                    pkst =chkpkt (exp_pkt_num); /* Check Packet */
/* returns EOK if Packet
without errors */
613
614.
615
                           /* . PA*/
                                                    if ((pkst == eok) || (pkst ==eold))
616.
617
618.
619.
                                                              prmsg ("sending ACK");
620.
                                                             for (i=0; i(128; i++)
rmbuf (i] = rmdata [i+2];
621.
                                                             /** write packet to buffer **/
623
                                                             if (pkst ==eok)
624
625
                                                                                                                        /* copy to main file
626
                                                                                                                             buffer #/
                                                                                                                                                                                                                 231928-48
```

82510 XMODEM Implementation (Continued)



```
MAIN FROGRAM ftp.c 82510 XMODEM NEGOTIAN STEEL STORE MERIORS HIAN ST 1545
PAGE 12
627.
                            buf_cpy (exp_pkt_num);
                           ++ empht_num;
62 R
629
630 .
                         prmsg ("old packet retransmitted");
631
632
633.
634.
                       sh_pkt_param (); /* If error then show
635.
                    636.
637
638
639.
640.
641.
                     outp ((bpa+1),(inp(bpa+1);ccien));
642.
                     set_bank (01);
643.
                     enbint4 ();
                    send_ccr_req =active; /* Send ACK */
644.
645.
646.
647.
648.
649.
     break;
650.
652. ) /** end switch rx state **/
653.
654.
655. ) /* end else */
656.
657. ) /* end while quit */
658.
659. rst510 ();
660. outp ((bpa + 1),00);
661. /* reset 82510 */
662. /* disable 82510 interrupts */
653. /* disable 82510 interrupts */
654. /* disable 82510 interrupts */
655. /* reset 82510 */
666. outp ((bpa + 1),00);
662.
                                     663. cmd = 0x10;
664. v=inp (0x21);
664. v=inp (0x21);
665. cmd = (v ! cmd);
666. outp (0x21,cmd);
667. clr ();
668. ecode = 0;
669. _exit (ecode);
670
671. )/* end main */
672.
```

```
MAIN PROGRAM ftp.c 82510 XMODEM HEGGME GIELE 3 815 HEELOHS HIAM
PAGE 13
675. | |
                                                                                                                     *****/
676. /***
                            RESET 82510 to default wake up mode
677. /***
678. /***
                                                                                                                      *****/
679. /***
                                                                                                                      ****
                                                                                                                      *****/
680. / ####
682.
683. (
684. set_bank (01);
686. )
687
688.
689. menu ()
691. /** displays the menu on the **/
692. /**
                                                                                                             **/
                        screen.
693. /**
                                                                                                              ** /
                                                                                                             **/
694 /22
                                                                                                            **/
695. /**
696. /**********************************
697. (
698.
699.
                  open_wind (1,1,"baud rate");
700.
                  printf (" = 1200 ");
701
                  open_wind (1,22,"char. size");
702
703
                   printf (" = 8 bits");
                  printf (" = 8 bits",
open_wind (1,45 , "Parity");
704.
705
                  printf (" disabled");
                   open_wind (1,68, "Stop Bits"); margine order areasth at
706
707.
                  printf (" = 2");
                  mv_curs (2,1);
printf ("user messages:");
quarterial Attraction of the base to the base to
708.
709.
710
711.
                  OPEN_WIND (ts_r,ts_c,"none");
712
713.
                  mv_curs (12,15);
714.
                   printf ("(2) RECEIVE FILE : ");
715.
                  OPEN_WIND (rs_r,rs_c,"none");
716. )
717.
                                                                                                                                                                                           231928-50
```

82510 XMODEM Implementation (Continued)



```
MAIN PROGRAM ftp.c 82510 XMODEM
  PAGE 14
   719. init
                                            ()
   720. /**********************************
  721. /** Intializes Software and Configures **/ 722. /** the 82510. Also sets up the interrupt **/
                                                                                                                                                                                         TANGE OF THE PARTY OF THE PARTY
   723. /** Handler.
                                                                                                                                                                                       **/
   724. /**
   725. /**
                                                                                                                                                                                     **/
   726. /*******************************
   727
   728. (
   729. tx_time_cnt =200;
   730 . rx_time_cnt =2000;
   731. initpack ();
   732. clms ();
  732. clms (); /* Set up interrupt handler */
733. init_ih (); /* Set up interrupt handler */
734. config_510 (); /* Configure 82510 */
735. set_bank (01); /* Switch to Bank one for operation */
   737. )
   739. /*******************************
  740. /** Intializes Tx Buffer to NULs ***/
  745. (
755. (
756. rmpack.buffer[i] =NUL;
757. tmpack.buffer[i] =NUL;
758. )
  759. tmpack.chksm =0;
                                                                                  A BECF - MIR CUR FORCE, Liner words F. A. P. CHIE - THEE BOARS B. A. P. CHIE - THEE B. CHIE - THEE B. A. P. CHIE - THEE B. CHIE - THE B. CHIE - THEE B. CHIE
 760. rspack.chksm =0;
 761. 3
 762.
  763. enbint4 ()
  767. [** | NSD .**] := NSD ** | NSD .**] := NSD ** | NSD .**]
 769
 770. (
774. v=inp (ip01);
                                                                                                              /* 11101111 */
775. int_enb = (v & int_enb);
 776. outp (ip01,int_enb);
                                                                                                                                                                                                                                                                                                                                             231928-51
```

82510 XMODEM Implementation (Continued)





```
MAIN PROGRAM ftp.c 82510 XMODEM
 PAGE 15
 778. mskint4 ()
 779. /**********************************
                          Masks INT4 in the 8259A **/** Resulting and selection of the selection of 
 780. /**
 781. /**
 782. /**
 783. /******************************
 784. (
 784. (
785. int int_dis = 0xEF;
 786. int v;
 787
 788. v=inp (ip01); /* 00010000 */
789. int_dis = (v | 0x10);
 790. outp (ip01,int_dis);
 791. )
 792
 793. config_510 ()
 795. /ss Configure the 82510 ss/ ss/ ss/ ss/
 799 (
 800. int wal;
805. val =0x78;
806. outp ((bpa +7),val);
807. val =0x00;
808. outp ((bpa +3),val);
 805. val =0x78 ;
                                                               /* RMD - ASCII CCR, disable dpl1,7/16 sampl */
/* window, absolute start bit sampling */
/* TMD - manual mode, 2 stop bits */
/* no 9-bit char, no s/w parity */
/* FMD - Rx fifo Threshold = 3 */
/* Tx fifo threshold = 3 */
/* Tx fifo threshold = 3 */
/* TR fico threshold = 3 */
/* RIE - Enable rx interrupts */
/*
/* MODEM CONFIGURATION */
/* CLCF - 16X, BRGA */
/*
/* BRL - for 5ms base
                                                                /* RMD - ASCII CCR, disable dpl1,7/16 sampl */
809. val =0x30;
810. outp ((bpa+1),val);
 811. val =0x80;
 812 . outp ((bpa+6), val);
813. set_bank (03);
 814. val = 0x50;
 815. outp ((bpa), val);
                                                                                                                                                   *//ms Cilbelled diagra
*//ms Cilbelled diagra
 816. val =0xd8;
817. set_dlab (03);
                                                                 /* BBL - for 5ms base
 818. outp ((bpa), val);
                                                               /#
819. val =0xb4;
820. outp ((bpa+1), val);
                                                                                                                                                      */
                                                                /* BBH - for 5 ms base
821. reset_dlab (03);
                                                                1 *
                                                                822. val = 0x00;
823. outp ((bpa+3), val);
824. val =0x02;
                                                                /* TMIE - Timer B interrupt enable
                                                               /* #/
/* BANK O FOR GENERAL CONFIG
/* GER - enable timer, rx, CCR */
/* block interrupts
/* LCR - disable prints
825. outp ((bpa+6), val);
826. set_bank (00);
827. val =blkenb;
828. outp ((bpa+1), val);
                                                                /* block interrupts
/* LCR - disable parity, 8 bit char */
/*
829. val = 0x07;
830. outp ((bpa+3),val);
                                                               /*
831. set_dlab (00);
832. val = 0xE0;
                                                                /* BRGA divisor =01E0M for 1200 */
832. val = 0220;
833. outp (bpa,val);
                                                                834. val = 0x01;
835. outp ((bpa+1),val);
836. reset_dlab (00);
                                                                                                                                                                                                 231928-52
```



```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 16
838. set_dlab (bank)
839. /**********************************
       Set DLAB bit to allow access to
840. /**
841. /**
       Divisor Registers
842. /**
843. /##
845.
846. int bank;
847. (
848. int inval;
849. set_bank (00);
853. set_bank (bank);
854. )
855.
856. reset_dlab (bank)
858. /## 859. /## Reset DLAB bit of LCR ##/
840. /##
860. /##
862
863. int bank;
864. (
865. int inval; QB#1 SI 26561501 $018 0va8 *1.
866. set_bank (00); 12 maifasel
867. inval = inp(bpa +3);
868. inval = (inval & 0x7f); /* dlab = 0 in LCR*/
869. outp ((bpa+3),inval);
870. set_bank (bank);
871. )
                                                    231928-53
```

82510 XMODEM Implementation (Continued) relates at steadeloop, state state to the state of the st





```
PAGE 17
          MAIN PROGRAM ftp.c 82510 XMODEM
873. /***
874. /***
          82510 interrupt service routine
                                       ** *****/
875. /***
876. /***
                                       1 ** ****/
          82510 Interrupt sources:
                       TIM TX FIFO

CCR RX FIFO

TIMER B

*****/

*****/
877. /***
878. /***
879. /***
880. /***
881. /***
         Identifies and services the 82510 interrupt *****/
                                         *****/
882. /*** source requesting service.
883. /***
                                          *****/
884. /***
886.
887. isr_510 ()
888. (
889. int
890. int
891. int
892. int
893. int
        ctle:
894. int
        .flgs;
                                   /* Stores Temp. Value of GIR */
895 int
        girval;
896. int
         rmflv1;
897. int
        tm_char;
898.
899. girval =inp (bpa+2);
                                  /* Save Bank register in temp.
                                   location */
900.
                                  /* Get Vector From GIR 123 */
901. outp ((bpa+2),0x20)
902. source = getsrc ();
903 intvec ssource:
904. switch (source) (
                                /* Service the Source */
905.
      case timer cres
906.
825 to XMODEM mylementation (Continued)
908. /****
909. /*** TIMER SERVICE ROUTINE
                                        *****/
         decrements tx counter
910. /****
                                        *****/
911. /***
                   decrements rx counter
                                       *****/
912 /****
                                        *****/
913 /**********************************
914.
915.
         st_b = inp (bpa+3);
                                  /* Decrement Transmit Counter */
916.
        if (tx_time_cnt )0)
           (tx_time_cnt )0)
tx_time_cnt =tx_time_cnt - 1;
/* Decrement Receive Counter */
917
918
         if (rx_time_cnt >0)
919
           ra_time_cnt =ra_time_cnt - 1;
        920
921
922.
         break;
923
                                                                       231928-54
```





```
MAIN PROGRAM ftp.c 82510 XMODEM
       case tum
       case txf
926
       Control Character Service | Ministe
927
       /***
       /**** TRANSMITTER SERVICE ROUTINE
928
                                               *****/
                    transmits Four characters ******/ **** [attention 1]
929.
       / * * * *
                                              *****/ TOO TO HOD BY
       /***
930-
                    and resets tx_req flag when
       /***
931.
                                           ARREA LIBER BIGINI
       /***
                     whole packet transmitted
932
933
       934
935.
936.
             if (tx_req )0) sieres of relation /* If data to send */ 112+ 140) gate split
937.
                if (ts_req == pkt) /* request to send Packet */ d) quie sql)
939.
                   for (i =0 ; i(4 ; i++) aresse on 24 %) (8040** (8340 & col2)) %:
940
941
                    tm_char = tmdata [i + tm_indm];
942
                   outp (bpa,tx_char);
943
944
945
                   tm_indm +=4;
946.
                   ts_byte_cnt +=4;
947
948.
                   949.
951.
952.
953.
                else
954
                 if (tr_req ==ctl_chr) /* if ctl char. transmission
955
                             requested , then transmit the
956
957
                      char. in ccr_to_ts */
outp (bpa, ccr_to_ts);
958
959
                  tx_req =0;
960.
962.
            else
                                    /* if no data to transmit */
963.
                   set_bank (00); /* then disable tw interrupts */
964.
965
                   outp ((bpa+1), (inp(bpa) &tmidb));
944
967
                  968
          outp ((bpa+7),0x08);
969
                                     /* issue manual acknowledge */
971.
                                                                            231928-55
```

```
PAGE 19
          MAIN PROGRAM ftp.c 82510 MMODEM
977
      case ccr :
      973
            Control Character Service Routine
      /***
      /***
975.
                                         *****/ PRITUOS 3319832 - 93PTIMENAUT
976
      /***
                  /***
977
978
      /****
979.
      /2222
980
      /sees inform receiver
      / ***
981.
982
983
              figs =inp (bpa +5); /* read RST register to service
984
              flgs =inp (bpa+1); ost base of leaspes errupt =/
985.
986.
987.
              ctlc =inp (bpa);
              if ((flgs & OxFF) ==0x48) /* if no errors and ctl. char */
988.
                            /* then process control char. */
/* and send to tr or rr state */
989
000
991.
               switch (ctlc)
992.
               (
993.
                 case NAK:
                   994.
                 case ACK:
995
                      ( /* inform transmitter that ctl. char. received */
994
997
                       get_ccr_rq =inactive;
ccr_to_get =ctlc;
)
998
999
1000
1001.
1002.
                  break:
                  case SOH: tareast pend, between case EOT:
1003.
1004
1005
                    if (ctlc == SOH) /* if SOH disable CCR int. */
1006.
                     set_bank (00);
1007.
1008.
1009
                      outp ((bpa+1),(inp(bpa+1)& ccidb));
                     set_bank (01);
1010
1011
                    if (rs_state == rs_rdy) /* if receiver waiting for SOH and ready to rcv then inform receiver of
1012
1013
1014.
1015.
                                      a valid ctl. char . */ */ **
                    1016.
1017.
1018
1019.
1020.
1021.
1022.
1023.
1024.
              )
1025
              outp ((bpa+7),0x08);
1026
                                   /* issue manual ack. */
1027.
      break;
                                                                    231928-56
```

82510 XMODEM Implementation (Continued)



```
PAGE 20 MAIN PROGRAM ftp.c 82510 XMODEM
                    1028
                   | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 1888 | 
 1029
 1030
 1031.
 1032.
 1033
 1034.
 1035
 1036
 1037
 1038.
                          /* RXF not checked for errors, since checksum is already used*/
 1039.
 1040.
 1041.
                                           rs_time_cnt =200*5; /* reset Rx Timer to indicate
                                                                                              * reset Rs Timer to indicate
char. received before time out */
 1043.
 1044
                                          rmflwl = ((inp ( bpa +4) & 0x70)/0x10);
 1045
                                          while (rmflwl != 0) /* Check Rm FIFO level and read data if FIFO not empty */
 1046
 1047.
 1048.
                                          rsdata [rs_byte_cnt] = inp (bpa);
++ rs_byte_cnt;
 1050.
                                               ++ rufent;
-- ruflvl;
 1051
1052.
1053
                                          outp ((bpa+7),0x08); /* issue manual acknowledge */
1054
                                                                                          /* is sue manual acknowledge */

/* if invalid source then issue a **

manual acknowledge */
1055
                  break:
                  default :
1056.
1057.
1058.
1059
                                         outp ((bpa+7),0x08);
               break;
1060
                                                                                          /* Restore Original value of Bank
1061.
1062. outp ((bpa+1),girval);
                                                                                           register to return the 82510 to
original Bank */
1063.
1064.
1065.
1066. outp (ip00,eoi);
                                                                                    /* issue end of int. to 8259*/
1067. 3
1068.
1069.
1070. Set_bank (bank_num)
1073. /**** PROCEDURE SET_BANK *****/
1074. /**** switches 82510 register bank to *****/
1074. /****
1075. /****
                           given value.
1077. ( 1078. int
1078. Int port,
1079. int bank_reg_val; (beuninoO) nodainemalgal M3QOMX 67858
1080.
1081. bank_reg_val =bank_num * 0x20;
1082. port = gir_addr +bpa;
1083. outp (port, bank_reg_val); /* output value to bank register */
1084. }
1085
                                                                                                                                                                                                  231928-57
```

82510 XMODEM Implementation (Continued)



```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 21
1086. getsrc ()
read GIR and returns the **/
source Vector **/
1088. /**
         source Vector
1089. /**
        Timer - 05 Hez
Tz Machine - 04 Hez
CCR - 03 Hez
Rz FIFO - 02 Hez
Tz FIFO - 01 Hez
1090. /##
                                 **/
1091. /**
                                  881
                                 Myre Cooks Indicates present 1884
1092. /##
                                  22/
1093. /**
                                  **/
1094. /##
                          1095 /**
                                  **/
1096. /##
1098.
1099. (
1100. int v, src;
1101.
                 /* read GIR */
1102. v=inp (bpa +2);
                    /* Hask out all bits except for garden a series
1103. src = v & 0x0E;
1104.
1105. src = src/2;
                    tota it FIFE not empty to
1106. return(src);
1107. )
1108.
1109. process_cmd ()
*****/
1111. /****
1112. /**** PROCESS COMMAND
                                1 abnam *****/
         Processes User commands *****/
1 - Transmit *****/
2 - Receive ******/
******/
1113. /****
1114. /****
1123.
1124.
1125. (
1126. int
1127. int
         exflg =false ;
1128. int
         excp ;
1129
      r = getch ();
1130.
      switch (r) (
1131.
1132.
         case '0' :
1133.
                            exflg = true;
1134.
1135.
              break ;
                                                      231928-58
```

82510 XMODEM Implementation (Continued)

from minol manuscripting the particular of care



```
MAIN PROGRAM ftp.c 82510 XMODEM X350ME STEEV 5.411 MARSOSS XXA
PAGE 22
                                case '1' :
1136.
                                     1137.
                                                    accepted if idle */ and all countries are all countries are all countries and all countries are all countries and all countries are all co
1138.
1139
                                           CLMS ();
1140
1141.
                                             CLL (tm_r,tm_c);
                                            Printf ("file:"); a well fac/* Get name of file to Tm */
1142.
1143
                                            scanf ("%s", &tx_file_name);
1144.
                                            cll (tx_r,tx_c);
1145.
                                            open_wind (ts_r,ts_c,"transmitting");
open_wind (ts_r,ts_c+14,ts_file_name);
1146.
1147
1148
                                              tx_cmd = active; /* Activates flag to signal
                                                                                                  Transmit idle state */
1149
1150.
1151
                                      else
1152
1153.
                                       beep ();
                                       prmsg ("transmission in progress"); (ttallanatalesta) at to ((gallanatalesta))
1154.
1155.
1156.
                        break:
                        case '2' :
1157
                                      CLMS ();
1158.
1159
                                      CLL (rm_r,rm_e);
                                      PW_CURS (rm_r,rm_c);
printf ("file:"); /* Get rm file name */
1160
1161.
1162.
                                       scanf ("%s", &rx_file_name);
1163
                                      ell (rm_r,rm_e);
                                      open_wind (rs_r,rs_c,"enabled");
1164
                                      open_wind (rx_r,rx_c+14,rx_file_name); (ref) to real the money cases cases open.
1165.
                                      1166.
                                                                                                rx state machine */
1167.
1168.
                                      break;
':
rst510 (); /* reset 82510 */
open_wind (24,30,"device reset"); /* reset 82510 */
open_wind (24,30,"device reset"); /* reset 82510 */
                        case '#' :
1169
                                     rst510 ();
1170.
1171
                                     1172.
                        case 'r'
1173.
                         rst510 (); ... to sadman telesay
1174.
                                      1175.
                                     init ();
1176.
1177.
1178
                    break;
1179
1180
1181.
                               excp = system ("d:\micom");
                        default:
1182.
                               BEEP ();
prmsg ("incorrect command, reenter");

\[
\text{the field at of foing queenter}
\]

1183.
                             BEEP ();
1184
1185
1186
1187
                if (exflg == true)
                                                                                             /* if exit command issued,
                                                                                                                                       1188.
                                                                                             then quit program */
                       return (true);
1189
1190.
                 else return (false);
1191. ) /* end of command processing */
                                                                                                                                                   231928-59
```

82510 XMODEM Implementation (Continued) 100 April 2011 April 2011



```
MAIN PROGRAM (tp.c 82510 MODEM HEADONE DIELE 5-911 MARDONE HIAM DE SOAL
PAGE 23
1192. asmbpkt (pkts_sent,fp)
Reads file to be transmitted and puts **/
the data into the proper xmodem packet format **/
1194. /**
1195. /**
/* this value is used to and wa
1198. int
         pkts_sent;
1199.
1200. FILE *fp;
1201. (
1202. int sum =0;
1203. int i,blkcnt;
1204. int st,t;
1205. char cpkt,cpkcmp;
1206.
1206.
1206.
1207. blkcnt =fread (&txpack.buffer[0],128,1, fp); /* read 128 bytes */
    if (blkent (1)
       1209
1210
1211.
                                 /* if end of file then signal EOF */
1212.
        eof = true;
1213
       beep ();
1214.
       1215.
1216.
1217.
1218.
        beep ();
1219.
1220.
          prmsg ("READ ERROR !!!!!!!!!!"); (assat all ter Plan at the ball asset te state=tw_idle;
1221.
         tx_state=tx_idle; as or noil sase(see at )
1222.
1223.
     1
for (i=0; i (128; i++)

sum = sum+txpack.buffer[i];

txpack.chksm = sum % 255;

/* checksum calculated */
    tupack.chksm = sum % 255;
1234.
1235. 1
1236.
1237
1238. cpv2buf ()
1244. 1245. trdata [0] =tmpack.head;
1246. tzdata [1] =tzpack.pack_num;
1247. tsdata[2] =tspack.pack_empl;
1248. for (i=0; i (128; i++)
1249. tzdata [i+3] = tzpack.buffer [i];
1250. tzdata [131] =tzpack.chksh; unitado) noitatnemelgosi MEGOMX 01228
                                                            231928-60
```

82510 XMODEM Implementation (Continued)



```
MAIN PROGRAM ftp.c 82510 XMODEM
PAGE 24
1253. check_wait ()
 1254. /***********************************
                                                                                                                              Abert Atampaign, reintiation (****
1255. /**** PROCEUDRE CHECK_WAIT
                                                                                                                                seess/ tellisesson
1256. /****
                                                                                                                              *****/
1257. /****
                                               checks Ts Timer, ccr_to_get and
                                                get_ccr_req and returns: *****/
1258. /***
                                                                                                        ARTERIOR OF THE PROPERTY OF TH
1259. /****
                                                                                                                              *****/
                                                 Time Out - Tx Timer = 0
1260. /***
                                               rs_ACK - Ack received
rs_NAK - Nak received
1261. /***
                                                                                                                                *****/
                                                                                                                               ****/
1262. /***
1267. (
                                                                                                                              /* if tx Timer expired and still waiting for control char, then
1268.
1269
              if ((!tx_time_cnt) && (get_ccr_rq ==active))
1270.
1271.
                                                                                                                                    1272
                            return (time_out);
1273.
                                                                                                                             * Ctl-Char rowd then return status */
1274.
               else
                   if (get_ccr_rq == inactive)
                                                                                                           /* Ct1-Char rowd then
1275.
1277.
1278
                               switch (ccr_to_get)
1279
                                case ACK :
1280
                                return (rx_ACK);
break;
1281.
1282.
1283.
1284.
                                case NAK :
                                        return (rs_NAK);
1285.
                                break ;
1286.
1287.
                                                                                                       12 corrupted ctl char */ 12 7/4
1288.
                                           return (rs_gen);
1289
                                                                                                                            off extrates the contil as alongs
                               break;
1290
                             if ((ts_time_cnt )0) && (get_ccr_rq ==active)) right return (waiting);
1291.
                           )
1292.
1293.
                     else
1295.
1296.
1297
1298
                                                                                                                                                                                                                          231928-61
```



```
MAIN PROGRAM ftp.c. 82510 XMODEM
PAGE 25
1299. abort tx ()
1301. /***
                           Abort transmission, reintialize ******/ TIAN_XORNO SEGUEDOR **** CETA
 1302. /***
                          Transmitter transport
 1303. /***
                                                                                                    *****/
                                                                                                   Takanak of the Califor Takanak or the California of Assault (California of Assault (Califor
 1304. /***
 1305. /****
                                                      1307.
 1308. (
                        eof =false;
turflg = mkpkt;
quit =false;
key = 0:
 1309
 1310
1311
                         key = 0;
1312.
                         tz_state =tz_idle;
1313.
1314.
                         tr_cmd = inactive;
1315.
                         send_ccr_req = inactive;
                         1316.
1317
 1318
                         cer_to_tx = 0; sadi, asks losinos sol-
1319.
                         tx_byte_cnt =0; . If for emil
 1320
                         pkts_sent =0;
                        tm_time_cnt =0;
get_ccr_rq =0;
ccr_to_get =0;
set_bank (00);
1321.
1322
1323.
1324.
1325.
                         outp ((bpa+1),0x27);
1326
                         set_bank (001);
1327
                         outp((bpa+6),0x0D);
1328.
                         tx_state =tx_idle;
1329.
                         prmsg ("transmitter reset");
1330. )
1331.
1332
1335. /****
                          WAIT_RX: ******/ *****/
                          checks rx timer, and returns the
 1336. /***
                                   following value:

SOH - SOH received

EOT - EOT received

tips out
1337. /****
1338. /***
1339. /****
1340 /***
                                            1341. /***
                                            waiting - waiting for event *****/
1342. /***
1343. /***
1344. /**********************************
1346. (8183
1347. if ((ctl_rxd_flg == active) && (rx_time_cnt !=0))
                                                      82519 XMODEM Implementation (Continued)
1348.
1349
                         ctl_rxd_flg =inactive;
1350
                        return ( ra_ctl_chr);
1351.
1352.
                else
                 if ( rs_time_cnt == 0)
1353.
                             return (time_out);
1355.
1356
                            return (waiting);
1357. )
                                                                                                                                                                231928-62
```

82510 XMODEM Implementation (Continued)



```
MAIN PROGRAM ftp.c 82510 XMODEM
 PAGE 26
1358. chkpkt (pknum)
1360. /##
                             verifies the checksum and packet ***/
                              returns a status code ***/
EOK - Packet Ok **/
1361. /**
 1362. /**
 1363. /**
                              EOK - Packet Ok

EPKNUM - Error in packet number | 181/ | 1
 1364. /**
 1365. /**
1366. /**
                              ECHKSUM - Error in Check Sum day 4.44 ** EPKCMPL - Erro in packet complement **/s
 1367. /##
 1368. /**
                                                                            SIN AT NAME OF TAXABLE
 1369. /******************************
 1370. int pknum; \* align=relat eld=as *1
 1371. (
 1372. int i;
 1373. int ckm;
 1374. int sum = 0;
 1375. char empl, rzempl, cpk, chrckm;
1376
                     1377
1378
1379
                       cmpl = rxdata [0];
1380
1381
                       cmpi = radata (i);

if (rxcmpi == "cmpi )

{

for (i=2; i(130; 14+)) = fast of deliver for five for fi
1382
1383.
 1385.
1386
1387
1388
1389.
1390.
1391.
                                              return (eok);
1392.
                                           return (echksm);
1393.
1394.
1395.
1396.
1397
                                  return (epkcmp);
                      3
1398
1399
                                else
1400.
1401.
                               if ((rmdata [0] == cpk -1) && (cpk )1)) /* old packet number
                                                                                                                              received #/=2_234, "std a 8 549 3192672 318114 . 416
1402.
1403
                                    return (eold);
1404
                               return (epknum);
1405
1406
1407 1
                                                                                                                               (111224544 , The a teasetques 13g been 231928-63 )
```

82510 XMODEM Implementation (Continued)



```
PAGE 27
            MAIN PROGRAM ftp.c 82510 XMODEM
( seems) the seems of calling ( see see ) 181.
1413. tx_i_dis ()
/* disable interrupts */ 12 | 1416. set_bank (00); /* switch to bank zero */ 12 | 1417. outp ((bpa+1), (inp(bpa+1) & txidb)); /* mask out interrupts in 1418. 1419. set_bank (01);
                                              /* set bank one */
/* enable interrupts */
1420. enbint4 ();
1421.
1422.
1423
1424.
1425.
1431
1432. tx_i_enb ()
1433. tx_i_enb ()
1433. sx_i_enb ()
1434. mskint4 ();
1435. set_bank (00);
1436. outp ((bpa+1),(inp(bpa+1) | txien));
1436. outp ((bpa+1),(inp(bpa+1) | txien));
1437. set_bank (01);
1438. enbint4 ();
1438. enbint4 ();
1438. enbint4 ();
1438. enbint4 ();
1432. tr_i_enb ()
1439
1440. )
1441.
1442. sh_pkt_param ()
1444. /** Displays the parametrs of the Received **/
1445. /** packet number, and the expected parameters **/
1447. (
1448. ++ bad_pkt_cnt;
1449. prmsg ("sending NAK");
1449. prmsg ("sending NAK");
1450. printf (" error = %5u",pkst);
1450. printf (" error = %5u",pkst);
1453. my_curs (14,1);
1454. printf ("rad pkt # = %3u", radata[0]);
1455. mv_curs (13,40);
1456. printf ("expd pkt cmpl = %8X", ("rxdata[0]));
1457. mv_curs (14,40);
1458 printf ("rzd pkt complement = %#X", rzdata[1]);
1459. mv_curs (15,1);
1460. printf ("rad chksum = %#X", radataf1301); hetmorpalomof MEGOMIN Grass
1461. mv_curs (15,40);
1462. printf ("expd chksum = %#X",pk_chksm);
1463. send_ccr_req =active;
1464. ccr_to_tr = NAK;
1465 )
                                                                                       231928-64
```

82510 XMODEM Implementation (Continued)



825 to XMODEM topplementation (Continued)





```
DEFINITION FILE ftp.def 82510 XMODEM MEDICAL SIDER S. GLA BARDONE MICH.
PAGE 1
                                            /* sign on message */
 1. #define s1 "82510 FTP x000 6/30/86"
                                            /* Base address */
/* escape char. in hex */
  2. #define bpa 0x3f8
  3. *define gir_addr
                                             4. *define esci 27
  5. *define bel 07
  6. #define msg_c 17
  8. #define msg_r 2
  9. #define tx_c 35
                                           10. #define tx_r 10
 11. #define rx_c 35
 12. #define rx_r 12
 13. #define so_c 50
 14. #define so r 24
                                            */
 15. #define false 0
 16. #define true 1
 17. #define active 1
                                                years of tile too big. cannot case in newcort's,
 18. #define inactive 0
 19. #define ctl_chr 2
                                              /* control char transmit */
 20. #define pkt 1
                                              /* send packet */
22. #define eck 5555

22. #define ecksm 5500

23. #define epkcmp 5501

24. #define eold 5502

25. #define eold 5502
                                              /* send packet -/
/* packet received ok */
                                              /* packet compl incorrect */
                                              /* old pack num received */
25. #define epknum 5503
                                              /* invalid packet # rcvd. */
26.
28. /*** tx state defintions***/
32. #define wait_NAK 001
33. #define TO_err_60 002
34. #define tx_rdy
                     003
35. #define tx_packet 004
                    005
36. #define wait_CC
37. #define tx_pk_comp 006
37. #define to_err 007
38. #define to_err 007
39. #define txen 0x02
40. #define mkpkt 111
41. #define tmtg 112
42. #define retx 113
                     0 m 0 2
                    111
                                              /* Transmit packet stages */
43. #define waiting 114
45. /*******************
46. /** rx state definition **/
47. /*******************
49. #define rx_idle 000
50. #define rx rdy 001
50. #define rx_rdy
51. #define rx_pkt 002
time_out 90
56. #define
                                           /* rx state signal values */
57. #define
              TE_NAK
TE_ACK
                       91
92
58. #define
59. #define
              rm_gen
                        93
60
                                                                                       231928-66
```

82510 XMODEM Implementation (Continued)



```
PAGE 2 DEFINITION FILE ftp.def 82510 MMODEM HARONE BARES 20010 2001 THE
63. /** Protocol Control ****/
64. /** characters ****/
/* Negative Ack */

***/* Positive Ack */

***/* Start of Header */
                                             /* End of Text */
72. #define CAN 0x18
73. #define NUL 0x00
                   0 x 1 8
74
75. /********************
76. /** interrupt source ****/
77. /*********************
                                               /* 82510 int. vectors */
80. #define txm 04
81. #define ccr 03
82. #define ruf
                  02
83. #define txf 01
84. #define trien 0x12
85. #define tridb 0x2D
                                             /* unmask TzM and Tz FIFO */
                                            /* mask TEM and TE FIFO */
                                             /* mask IRM and TR FIFO */
//* enable CCR interrupts */
//* mask CCR int */
//* enable, block interrupts
through GER for 82510 */
86. #define ccien 0x04
87. #define ccidb 0x33
88. #define blkenb 0x25
91. /******************
92. /** 8259A values *******/
93. /********************
                                                 /* end of interrupt */
/* 8259A port 0 */
/* 8259A port 1 */
95. #define eoi
96. #define ip00
                   0 = 2 0
                   0 x 2 0
97. #define ip01
                  0 x 2 1
                                                                                    231928-67
```





```
1. #include "ftp.def"
 3. CLR()
 4 /**********************************
 5. /***
                                        *****/
 6. /***
         PROCEDURE CLR
                                        *****/
 8. /***
                 clears screen 12 dan entraged *****/
                  th dad swifted "exemp!

The band to bank "exemp!

The bank to bank "exemp!
 9. /***
10. /***
11. /***
15. int escchr = esci;
17.
      putch (escchr);
18.
    printf ("[2J");
19.
20. )
21.
23. VOFF ()
24. /*******************************
           25. /***
26 /****
27 /****
                 Turns Reverse Video OFF ******/
28. /****
29. /***
30. /***
                                       *****/
31. /***
                                        *****/
32. /***********************************
34. (
35. int escchr = esci;
36.
  putch (escchr);
37
     printf ("[0m");
38
39.
40. )
41.
43. RVON ()
44 /********************************
45. /***
                                       *****/
46. /**** PROCEDURE RVON
                                        *****/
47 /***
                                        *****/
48. /***
               Reverse Video ON
                                        *****/
49. /***
                                        *****/
50. /****
                                        *****/
54. (
55. int escchr = esci;
56
57
     putch (escchr);
58.
     printf ("[7m");
59. )
60
                                                               231928-68
```



```
PAGE 2
      CRT 1/O ROUTINES cio.c 82510 MODEM STORE STEEL D. BES. COMMITTED
 61. OPEN_WIND (row,col,stg)
 63. int
        col;
 64. char
        stg[];
 66 / ***
                       67. /**** PROCEDURE OPEN_WIND
68. /****
69. /***
                                   *****/
             prints a string in reverse video *****/
             at the given location
 71. /***
 72. /***
                                  75. (
 76.
 77
     MV_CURS (row, col);
 78.
     RVON ();
printf ("%s",stg);
 79
     VOFF();
 80.
 81.
 82. )
 83. BEEP ()
 84. /******************************
85. /**** PROCEDURE BEEP ****** *****/
87. /**** produces a beep *******/
88. /**** produces a beep *******/
89. /***
                                  *****/
 90. /***
                                   *****/
 91. /***
93.
94. (
95. int belchr = bel;
96.
     putch (belchr);
97.
98.
99. )
100.
101. CLL(row,col)
102. int row;
103. int col;
105. /**** ***** PROCEDURE CLL *****/
105. /****
107. /****
                                   ***** Aglineds of restre secon
107. /****
             clear line at given coordinate
                                   *****/
109
  /***
110. /***
                              111.
  /***
113
114. (
115. int escchr = esci;
    MV_CURS (row, col);
116.
117
     putch (escchr);
     printf ("[K");
119. )
120
                                                       231928-69
```



```
CRT I/O ROUTINES cio.c 82510 MMODEM SCORM SIESS S. 815 23M17UGR OVE THO
121.
123. CLMS()
                            PROCEDURE CLMS
 125. /****
126. /***
127. /****
                                                                                                    *****/
128. /***
                                         clear message line
                                                                                    100000 *****/
                                                                                                   ***** paravar at galita i sining
129. /***
130. /****
                                                                                    teres trees location (*****
 131. /****
                                                                                                    *****/
 [nextexturestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestransminestran
 133.
135. CLL (msg_r,msg_c);
136.)
 134. (
137
138. prmsg (msg)
139. char msg [];
*****/
141. /***
142. /**** PRINTS MESSAGE AT MESSAGE LINE
143. /***
 144. /***
                                                                                     145. /***
                                                                                     *****
 146. /***
                                                                                    147. /****
149.
150 (
151. clms ();
152. printf (" %s", msg);
153.)
154.
155. CLLC ()
156. (
157. int escchr = esci;
158. putch (escchr);
159.
             printf ("[K");
160. )
161.
162. MV_CURS (x,y)
164. /****
165. /**** PROCEDURE MY_CURS
166. /****
167. /****
167. /****
167. /****
                      167. /****
168. /***
169. /***
170. /***********************************
171.
172. int x;
173. int y;
174. (
175. int escchr = esci;
176.
177.
              putch (escchr);
178.
              cprintf ("[%u; %uH", x, y);
                                                                                                                                                               231928-70
```

82510 XMODEM Implementation (Continued)



```
ASM 86 INTERRUPT INIT. ihl asm 82510 MMODEM
PAGE 1
 1. NAME
              ftpih
 3. DGROUP GROUP DATA
4. DATA SEGMENT WORD PUBLIC 'DATA'
 4. DATA SEGMENT WORD F
 6. DATA ENDS
 8. EXTRN
              isr_510:far
10. _PROG SEGMENT BYTE PUBLIC 'PROG'
     ASSUME CS:_PROG
11.
12.
13. PUBLIC
              init_ih
ih510
14. PUBLIC
             PROC far
15.
16. init_ih
    push
18. push
 20.
     push
               DS
              DX, OFFSET in510
21.
       mov
             CS
 22
       push
      pop
              DS
                         ;DOS vector setup call
23.
              AH, 25H
24.
                            ;COM1 vector
              AL, OCH
25.
       mov
            AL, OCH
      INT
                            ;DOS system call
       pop
       pop
29
               DX
30.
       pop
               BP
31.
       ret
32. init_ih
               ENDP
33.
34. ih510
              PROC
                      far
      push
      push
                     High Performance
Driver for 82510,
       push
              CX
39.
       push
             DX
40
       push
     push
41.
42.
              DS
       push
43.
              ES
       mov
      mov
            isr_510
       call
      pop
48.
             DS
49.
       pop
              DI
       pop
              SI
51
       pop
              DX
52
       pop
              CX
              BX
       pop
       pop
55.
       pop
56.
57. ih510
              ENDP
58.
59. _PROG ENDS
60. end
                                                                            231928-71
```

82510 XMODEM Implementation (Continued)

DAN GAVISH and TSVIKA KURTS
SYSTEM VALIDATION

NOTE

June 1987

High Performance Driver for 82510

DAN GAVISH and TSVIKA KURTS
SYSTEM VALIDATION

Order Number: 292038-001

1.0 OVERVIEW OD A TERUS BHT O.E

The 82510 Asynchronous Serial Controller is a CHMOS UART which provides high integration features to offload the host CPU and to reduce the system cost.

This Ap-Note presents a mechanism for reduction and optimization of interrupt handling during asynchronous communication using the 82510. The mechanism is valuable in applications where handling of interrupts degrades system performance i.e., when high baud rate is used, when multiple channels are handled or whenever real-time constraints exist. This implementation of the mechanism is a software driver that transmits or receives characters at 288000 bits per second.

The driver is based on the burst algorithm which uses the 82510 features (FIFOs, Timers, Control Character Recognition etc.) to reduce CPU overhead. CPU is significantly off-loaded for other tasks — about 75% of the usual load is saved.

The driver can be easily modified to run in conjunction with other 82510 features such as the MCS-51 9-bit Protocol.

This document provides a full description of the driver. The burst algorithm is presented in Section 3, the software module flow-charts and their descriptions are presented in Section 6, and the PL/M software listing is given in Appendix A.

every RA FIFO interrup NOITHOUSE TOOLS and its storage in the receive buffer, but not less tion and its storage in the receive buffer, but not less

2.1 CPU Load Consideration

The trend towards multi-tasking systems, combined with higher baud rates and increasing the number of channels per CPU, has led to the need for decreasing the CPU bandwidth consumed by the async communications for each byte transfer. Whenever the CPU is interrupted, a certain amount of CPU time is lost in implementing the context switch. This overhead can be as high as hundreds of microseconds per interrupt, depending on the specific operating system parameters. Thus, in high baud-rate or multi-channel environments, where the interrupt frequency is very high, a substantial portion of the CPU time is taken up by this interrupt overhead. Therefore, systems usually require minimization of the number of interrupt events. In the case of an asynchronous communication channel, reduction of the

number of interrupts can be achieved by servicing (i.e., transferring to/from the buffer) as many characters as possible whenever the interrupt routine is activated. This can be done by utilizing FIFOs to hold received or transmitted characters, so that the CPU is interrupted only after a certain number of characters have been received or transmitted. Using a receive FIFO may cause a potential problem: Due to the random rate of character arrival in asynchronous communications, there is a chance that characters will be "trapped" in the Rx FIFO for extended periods of time. In order to avoid such situations, a Rx FIFO time-out mechanism can be implemented using the 82510 timer. The timeout indicates that a certain amount of time has elapsed since the last read operation was performed. It causes the CPU to check the Rx FIFO and read any characters that are present. This process, however, introduces the additional overhead of the timer interrupt. This Ap-Note describes the use of the burst algorithm to avoid the timer interrupt overhead while maintaining the use of the Rx FIFO.

2.2 82510 Features Used In This Implementation

The following new 82510 features were used in this implementation:

2.2.1 FIFOs ld sit ta elda lant ore aquirestal corne

The 82510 is equipped with 2 four-byte FIFOs, one for reception and one for transmission. While characters are being received, a Rx FIFO interrupt is generated, when the Rx FIFO occupancy increases above a programmable threshold. While characters are being transmitted, a Tx FIFO interrupt is generated, when the Tx FIFO occupancy drops below a programmable threshold. The two thresholds are software programmable, for maximum optimization to the system requirements.

2.2.2 TIMER

The 82510 is equipped with two on chip timers. Each timer can be used as a baud rate generator or as a general purpose timer. When two independent baud rates are required for transmit and receive, the two timers can be used to generate both baud rates internally. Otherwise, one timer can be used for external purposes. The timer is loaded with its initial value by a software command and it counts down using system clock pulses. When it expires, a maskable interrupt is generated.



2.2.3 CONTROL CHARACTER RECOGNITION

Depending on the application, the software usually checks the received characters to determine whether certain control characters have been received, in which case special processing is performed. This loads the CPU, as every received character should be compared to a list of control characters. With the 82510, the CPU is offloaded from this overhead. Every received character is checked by the 82510, and compared to either a standard set of control characters (ASCII or EBCDIC) or to special user defined control characters. The software does not need to check the received characters, and a special interrupt is provided when a received control character is detected by the 82510. The specific operation mode (standard set, user defined, etc.) is programmable.

2.2.4 INTERRUPT CONTROLLING MECHANISM

The twenty possible interrupt sources of the 82510 are grouped into six blocks: Timer, Tx machine, Rx machine, Rx FIFO, Tx FIFO, or Modem. Interrupt source blocks are prioritized. The interrupt management is performed by the 82510 hardware. The CPU is interrupted by a single 82510 interrupt signal. The interrupt handler is reported on the highest priority pending interrupt block (GIR) and on all the pending interrupt source. Interrupts are maskable at the block level and source level. Interrupts can be automatically acknowledged (become not pending) when serviced by the software, or manually acknowledged by an explicit command.

3.0 THE BURST ALGORITHM

3.1 Background

The 82510 FIFOs are used to reduce the CPU interrupt load. When a burst of characters is transmitted or received, the CPU is interrupted only once per transmission or reception of up to four characters. FIFO thresholds are programmable; thus, when high system interrupt latency is expected, an optimal threshold may be selected for the desired trade-off between the CPU load, and the acceptable system interrupt latency. The required Rx FIFO threshold is also a function of the receive character rate. When the rate is high, a deep FIFO is required. When the rate is very low (e.g., hundreds of milliseconds between characters), a low threshold is needed, to reduce the maximum character service latency (a character is available to the application program only after it is stored in the receive buffer).

The software mechanism described here tunes the Rx FIFO threshold dynamically when the incoming character rate is variable. The algorithm uses one of the 82510 on-chip timers for time measurement, in order to automatically adapt the threshold to the character reception rate. This is done without loading the CPU with the overhead of serving excessive interrupts generated by the timer mechanism itself.

3.2 Burst Algorithm Description

The 82510 timer is initialized to the time-out value with every Rx FIFO interrupt. The time-out value is the maximum acceptable time between a character's reception and its storage in the receive buffer, but not less than five character-times. Upon reception of the next character, the timer status is examined to determine whether the character rate is high (the timer has not yet expired) or low (the timer has expired).






Figure 1. Burst Algorithm State Diagram

The algorithm is best described as a finite state machine that can be in one of three modes: HUNTING mode, SINGLE mode, or BURST mode. In HUNTING mode, after the first character received interrupts the CPU, the mode switches to SINGLE. On receiving a character in SINGLE mode (that is the second character) the timer is examined; if the character rate is very low, the mode is switched back to HUNTING. Otherwise, the rate is high enough to switch to BURST mode. In BURST mode, the Rx FIFO threshold is maximal. The machine remains in BURST mode as long as a burst of characters is being received. When the rate of character reception becomes low, the timer eventually expires generating a timer interrupt which switches the mode back to HUNTING.

Note that while a burst of characters is being received, the CPU is interrupted only once per four received characters. If the characters are received at a very low rate, an interrupt occurs for each received character. The CPU is interrupted by the timer only once, when the burst terminates. See Figure 1 for a state diagram.

For more details about the burst algorithm see paragraph 6.2.

4.0 SOFTWARE MODULE MAP

The driver contains the following software modules:

- MAIN
- BURST ALGORITHM
 - Burst Algorithm Initialization (*)
- Rx FIFO Step (*)
 - HUNTING mode
 - SINGLE mode
 - BURST mode
- Timer Step (*)
- INITIALIZATIONS
- Wait for Modem Status
- INTERRUPT HANDLER
 - Rx FIFO Interrupt Service Routine
 - Tx FIFO Interrupt Service Routine
- Status Interrupt Service Routine
 - Timer Interrupt Service Routine
 - Modem Interrupt Service Routine
- (*) The burst algorithm modules are called by the initialization module and by the interrupt handler modules.




Figure 2. Modules Block Diagram

5.0 HARDWARE VEHICLE DESCRIPTION

The driver was tested at 288000 baud, on an 80186 based system, with an 8 MHz local bus running with 2 wait-states, and an 18.432 MHz 82510 clock. Two stations were involved: one transmitter station and one receiver station. Each station consisted of an iSBC186/51 with a 82510 based SBX board connected to it. See Appendix B for description of the SBX board.

This driver is, nonetheless, suitable for running in a large number of system environments.

6.0 SOFTWARE MODULE

6.1 **MAIN**

The MAIN module is a simple example of an application program that uses the driver.

The communication is done between two stations: One station is the transmitter and the other one is the receiver. After interrupts are enabled, the program waits for the Finish_Tx flag or the Finish_Rx flag (for the transmitter or receiver station, respectively) to be set. In the transmitter station, the driver is preloaded with the transmit data. In the receiver station, the received data is displayed after data reception is complete.






Figure 3. MAIN

6.2 The Burst Algorithm Modules

6.2.1 INITIALIZE THE BURST ALGORITHM

This module is called by the initialization module.

The global variable Burst_algo is used to indicate the current burst algorithm mode.

The burst algorithm is most useful at a baud rate of 9600 or higher. At lower baud rates, where the Rx interrupt rate is very low, the burst algorithm is degenerated (Low_baud is assigned to Burst_algo). At a baud rate of 9600 or more, the burst algorithm mechanism is initialized and starts by disabling the timer interrupt.

The initial state of the burst algorithm is HUNTING mode. In this mode, it is looking for (hunting) the first character. The Rx FIFO threshold is zero, thus the first character received interrupts CPU. This interrupt starts the burst algorithm mechanism.




Figure 4. Initialize The Burst Algorithm



6.2.2 BURST ALGORITHM MECHANISM

Modules HUNTING, SINGLE, BURST are called by Rx FIFO interrupt service routine. Module BURST&TIMER is called by timer interrupt service routine.

6.2.2.1 HUNTING Mode

Hunting for the first character received is the first step in the burst algorithm. After the first character is detected, received and handled, it must be determined if reception will be at high or low rate. This is done by starting the timer. HUNTING mode ends by assigning the second step, i.e., SINGLE mode, to Burst_algo.

6.2.2.2 SINGLE Mode

When the second character is received, the burst algorithm is in SINGLE mode. Timer status is read (TMST). If the status indicates that the timer has expired, the receive character rate is low and there is no need to increase the Rx FIFO threshold. The burst algorithm returns to its first state, i.e., HUNTING mode. However, if the timer has not expired, the receive character rate is high, and the Rx FIFO threshold is set to the maximal allowable value. The timer is restarted and the timer interrupt is enabled so that, if it expires before the Rx FIFO exceeds the threshold, a timer interrupt will occur.

SINGLE mode is ended by assigning the third step, BURST mode, to BURST_algo.




Figure 5. The Burst Algorithm



6.2.2.3 BURST Mode

The algorithm enters BURST mode as soon as the receive character rate is evaluated as high, i.e., when two successive characters are received without a timer expiration. The FIFO is now working at full threshold and the timer is used as a timeout watch dog. BURST mode is the most time-critical path of the algorithm. Therefore, it consumes a minimum amount of real time.

The timer is restarted, in order to restart a new timeout measurement. The timer status is read to trigger automatic reset of the previous status; this is done to avoid the timer interrupt if the timer has expired during the Rx FIFO interrupt service routine execution.

6.2.2.4 Timer Interrupt and Bust Algorithm

If the character reception rate becomes low, then the time between two successive Rx FIFO interrupts increases. Hence, a reduction in the reception rate causes the timeout to expire, and a timer interrupt occurs. This drives the algorithm back to HUNTING mode. The timer interrupt is disabled and the Rx FIFO threshold is configured to zero, to issue an Rx interrupt on the first hunted character.




Figure 6. Timer Interrupt and BURST Algorithm

Table 1. BURST Algorithm Modes

Mode	FIFO Threshold	Timer	Timer-Interrupt
Hunting	0	Idle	Disabled
Single	0	Started	Disabled
Burst	Max.	Restarted	Enabled

6.2.3 FLOWCHART DESCRIPTION

The Rx FIFO interrupt handler executes the burst algorithm immediately after the Rx FIFO is emptied (to

avoid an overrun error). The module was designed to minimize the CPU overhead inherent in the burst algorithm itself.

BURST mode is assigned the fastest path because it is the most real time sensitive mode.

SINGLE mode has a slightly longer path. However, under a high reception rate, the algorithm passes SINGLE mode once only and then stays in BURST mode until the end of the burst. Under a low reception rate the algorithm passes SINGLE mode many times, but, since the period between two successive Rx interrupts is long, this hardly affects system performance.


6.3 Initializations

This module initializes the driver. It is called at program start-up.

The 82510 is configured for the specific operation mode by the CONFIG_82510 submodule: A Software Reset command is issued, and then the character configuration is selected. In the receiver station ACRO and ACR1 Registers are loaded with the End-Of-File ASCII character, so that the Control Character Recognition feature of the 82510 can be used to detect the specific file terminator. In the transmitter station, the ASCII characters XOFF and XON are loaded to ACRO and ACR1, respectively, to detect transmit-off/ on requests automatically. The use of the control character recognition feature of the 82510 reduces system overhead, as the software does not need to check every received character. A special interrupt is received when the 82510 hardware detects a received control character.

Interrupt sources are enabled (note that a Tx interrupt will occur immediately). BRGA is loaded to generate the required baud rate (288000 baud in this specific implementation). Rx FIFO depth is set to 4. The Tx and Rx FIFO thresholds are initialized to 0. BRGB is selected to function as a timer, and is loaded with the timeout value (7 ms at 18.432 MHz, in this implementation). The RxC and TxC sources are selected to be BRGA.

The burst algorithm parameters are initialized by INIT_BURST. WAIT_FOR_MODEM_STATUS is called and implements a wait until the modem handshake DSR signal is set. If WAIT_FOR_MODEM_STATUS returns with a timeout error, the modem error is processed. If no error has occurred, the following parameters are initialized: Finish_Rx and Finish_Tx flags, receive and transmit buffer pointers, and the receiver flag. All status registers are cleared by issuing a STATUS CLEAR command to the ICM register.



ementation) Rx FIFO depth is set to 4. The Tx




Figure 8. 82510 Configurations



6.3.1 WAIT_FOR_MODEM_STATUS

This module waits, with a timeout, for the DSR modem handshake signal to be set. DSR should be active before

any communication starts (it indicates that the modem is active). The returned Modem_Handshake flag indicates normal return (true) or timeout error return (false).




Figure 9. Wait_For_Modem_Status



6.4 Interrupt Handler

The interrupt handler services the 82510 interrupt sources. Since this is a time-critical path, the code is optimized to minimize real time consumption.

The interrupt handler services only one interrupt source at a time. This prevents CPU resource starvation from other interrupt driven devices. Interrupts are enabled at the beginning of the interrupt handler, so that higher priority interrupt sources are not disabled by the 82510 interrupt handler.

6.4.1 INTERRUPT HANDLER STRUCTURE

The interrupt handler identifies the highest priority pending 82510 interrupt, by reading GIR. The interrupt handler was designed so that shorter paths are assigned to more real time sensitive interrupt sources. Rx FIFO interrupt is the most sensitive, Tx FIFO is the second most sensitive, and so on.

The programmable interrupt controller (8259A) is assumed to be configured to "edge triggering mode" and "non-automatic end of the interrupt" mode.




Figure 10. Interrupt Handler



lomi

6.4.2 Rx FIFO INTERRUPT SERVICE ROUTINE

The Rx FIFO interrupt service routine first empties the Rx FIFO. The receive data register (RXD) is read, as many times as indicated by the FIFO occupancy register (FLR), and the characters are stored in Rx_Buf.

After emptying the Rx FIFO, the Rx FIFO interrupt service routine executes the burst algorithm (see paragraph 6.2.2). Before leaving the Rx FIFO interrupt service routine, the FIFO occupancy register is rechecked, to empty the Rx FIFO of characters that may have been received during the Rx FIFO interrupt service routine itself. This can happen if the Rx FIFO interrupt service routine has been interrupted by a higher priority interrupt.




Figure 11. Rx FIFO Interrupt Service Routine



6.4.3 Tx FIFO INTERRUPT SERVICE ROUTINE

The Tx FIFO interrupt service routine fills the Tx FIFO with transmit characters while checking for the End-Of-File terminator. According to the FIFO occupancy register (FLR), the Tx FIFO is loaded (by writing to TXD) until it is full or until the End-Of-File character is detected. The transmitted characters are taken from Tx_Buf. If an End-Of-File character is identified, then the transmission is immediately ended by disabling all 82510 interrupts and setting the Finish_Tx flag.

6.4.4 STATUS INTERRUPT SERVICE ROUTINE

The status interrupt service routine has four objectives:

- To empty the Rx FIFO.
- To stop reception if an End-Of-File character is identified by the control character recognition mechanism (in the receiver station).
- To disable or enable the Tx interrupt if a XOFF or XON character, respectively, is identified by the control character recognition mechanism (in the transmitter station).
- To handle parity, framing, or overrun errors (in the receiver station).




Figure 12. Tx FIFO Intr Service Routine

intel

Ighni

First the Rx FIFO is emptied. In the receiver station, the RST register is checked to determine whether an End-Of-File terminator has been identified by the 82510, in which case reception is stopped immediately by disabling all interrupt sources and setting the Finish_Rx flag. In the transmitter station, the received characters are checked to identify the received control character. If XOFF is identified, Tx interrupt is disabled. If XON is identified, Tx interrupt is enabled. Note that the software does not need to check for any

control character during normal reception; the control characters are identified by the 82510 device.

RST is checked for parity, framing or overrun errors. If one of these errors has occurred, then the error handling routine is executed.

If status interrupt occurs while Burst_algo is assigned to BURST mode, the timer is restarted.

Note that status interrupt is enabled at both stations.




Figure 13. Status Intr. Service Routine



6.4.5 TIMER INTERRUPT SERVICE ROUTINE

A timer interrupt occurs when the receive character rate becomes low. The timer interrupt service routine first empties the Rx FIFO and then switches the burst algorithm to HUNTING mode.




Figure 14. TIMER Intr Service Routine

6.4.6 MODEM INTERRUPT SERVICE ROUTINE

Modem interrupt occurs if one of the modem lines has dropped during transmission or reception. The modem interrupt service routine reads the MSR register to acknowledge the modem interrupt. The modem error routine is then executed.




Figure 15. MODEM Intr Service Routine

APPENDIX A PL/M SOURCE FILE

```
*82510-HIGH PERFORMANCE Driver
        * This driver is optimized for Real Time Systems. It supports
        * high system performance. It is based on the "BURST algorithm"
     HIGHPERFORMANCE: DO ;
      /****************
                                       LITERALS
        ****************
    DECLARE LIT LITERALLY 'LITERALLY';
DECLARE TRUE LIT 'OFFH';
DECLARE FALSE LIT '00H';
    DECLARE BAUD 9600 LIT '003CH'
DECLARE BAUD 19200 LIT '001EH'
DECLARE BAUD 288000 LIT '0002H'
                                                                                                                                       ;/* Character configurations */
    DECLARE DLAB 0 LIT '011111111B' ;/* Reset DLAB */
DECLARE DLAB 1 LIT '10000000B' ;/* Set DLAB */
DECLARE CR LIT '0DH' ;/* Control characters */
DECLARE LF LIT '0AH' :
    DECLARE LF LIT 'OAH'
DECLARE X_Off
DECLARE X_Off
DECLARE X_Off
DECLARE X_Off
DECLARE End_Of_File
LIT '11H'
DECLARE BASE_510
LIT '080H'
DECLARE NASO
LIT '000000000B'
DECLARE WORK1
DECLARE WORK1
LIT '011000000B'
DECLARE MODM3
LIT '011000000B'
DECLARE TXD
LIT 'BASE_510 + 0' ;/* BANK 0 - NAS
DECLARE RXD
LIT 'BASE_510 + 0' ;
DECLARE BAH
LIT 'BASE_510 + 2' ;
DECLARE BAH
LIT 'BASE_510 + 4' ;
DECLARE GER
LIT 'BASE_510 + 4' ;
DECLARE GER
LIT 'BASE_510 + 4' ;
DECLARE GER
LIT 'BASE_510 + 4' ;
DECLARE MCR
LIT 'BASE_510 + 4' ;
DECLARE MCR
LIT 'BASE_510 + 10' ;
DECLARE RXF
LIT 'BASE_510 + 10' ;
DECLARE RXF
LIT 'BASE_510 + 10' ;
DECLARE TXF
DECLARE TXF
DECLARE TXF
LIT 'BASE_510 + 10' ;
DECLARE TMCR
LIT 'BASE_510 + 6' ;
DECLARE TMCR
LIT 'BASE_510 + 6' ;
DECLARE TMCR
LIT 'BASE_510 + 10' ;
DECLARE TMCR
LIT 'BASE_510 + 6' ;
DECLARE TMCR
LIT 'BASE_510 + 10' ;
DECLARE TMCR
LIT 'BASE_510 + 10' ;
DECLARE TCM
LIT 'BASE_51
    DECLARE X_Off LIT '13H'
DECLARE X_On LIT '11H'
                                                                                                                                          ;/* 8 2 5 1 0 registers
                                                                                                                                                                                                                                                     */
                                                                                                                                                                                                                                                     */
                                                                     LIT 'BASE 510 +14'
   DECLARE ICM
   DECLARE FMD
                                                                      LIT 'BASE 510 + 2' ;/* BANK 2 - GENERAL CONFIGURE */
   DECLARE TMD
                                                                      LIT 'BASE 510 + 6' ;
                                                                                                                                                                                                                                            292038-16
```



```
DECLARE IMD

LIT 'BASE 510 + 8' ;

DECLARE ACR1

LIT 'BASE 510 + 10' ;

DECLARE RIE

LIT 'BASE 510 + 12' ;

DECLARE RMD

LIT 'BASE 510 + 14' ;

DECLARE CLCF

LIT 'BASE 510 + 0' ;/* BANK 3 - MODEM */
DECLARE CLCF LIT 'BASE 510 + 0' ;/* BANK 3 - MODEM */
DECLARE BBL LIT 'BASE 510 + 0' ;/* DLAB=1 */
DECLARE BBH LIT 'BASE 510 + 2' ;/* DLAB=1 */
DECLARE BBCF LIT 'BASE 510 + 6' ;
                                                                                                  WORL TUBULC
 DECLARE PMD LIT 'BASE 510 + 8' ;
DECLARE MIE LIT 'BASE 510 +10' ;
DECLARE TMIE LIT 'BASE 510 +12' ;
                                                                                                   DECLARS FIR TX BYTS PUBLIC :
DECLARS FIR EX BYTS PUBLIC :
 DECLARE OUT2 MCR LIT '00001000B' ;/* Specific register bits */
DECLARE DTR MCR LIT '0000001B' ;
DECLARE DSR MSR LIT '00100000B' ;
                                                                                             DECLARE TX OCC BYTE PUBLIC DECLARE TX OCC BYTE PUBLIC DECLARE TX OCC BYTE PUBLIC DECLARE BAUD WORD PUBLIC DECLARE BAUD
 DECLARE CLRSTAT ICM LIT '00000100B'
DECLARE CLRSTAT ICM LIT '21H'
 DECLARE PORT 80130M LIT '0E2H'
DECLARE EN 80130 LIT '0FDH'
DECLARE PORT EOI LIT '0E0H'
DECLARE COMM EOI LIT '61H'
DECLARE EN 80130 LIT '0FDH' ;

DECLARE PORT EOI LIT '0E0H' ;

DECLARE COMM_EOI LIT '61H' ;/* End Of Interrupt command */

DECLARE ENRTX GER LIT '00001111B' ;/* Enable Interrupt bits */

DECLARE ENTX_GER LIT '00000010B' ;
                                                                                                 DECLARE MODEM HANDSHARE BYTE PUBLIC
                                                                                                  DECLARE COUNTER WORD PUBLIC I
 DECLARE ENTXSTAT GER LIT '00001110B'
 DECLARE ENRX GER
                                                     LIT '00001101B'
                                                                                                   DECLARE EX ERROR BYTE PUBLIC :
 DECLARE ENTIMEX GER LIT '00101101B'
 DECLARE DISTX GER LIT '00001101B'
DECLARE DISRX GER LIT '00000101B'
DECLARE DISRTX GER LIT '00000000B'
                                                                                             ;/* Disable Interrupt bits
                                                                                                                                                                      */
                                                     LIT '00000000B'
 DECLARE DISRTX GER
 DECLARE TXTHRESHO_FMD LIT '00000000B' ;/* FIFO threshold */
 DECLARE RXTHRESHO FMD LIT '00000000B'
                                                                                            :/* Mask on occupancy bits */
 DECLARE RXTHRESH3 FMD LIT '00110000B'
DECLARE MASK_RXOCC LIT '01110000B'
                                              LIT '01110000B'
 DECLARE MASK TXOCC LIT '00000111B'
                                                                                             ;/* Mask on ACR status bits */
;/* Async parameters */
 DECLARE MASK_ACRSTAT LIT '01000000B'
 DECLARE CHRLEN_8
                                                     LIT '00000011B'
 DECLARE STPBIT 1
                                                    LIT '00000000B'
 DECLARE PARITY_NON LIT '00000000B'
DECLARE SWRES CMND LIT '00010000B'
DECLARE ERRCHR RST LIT '00001110B'
DECLARE ACRSTAT RIE LIT '01000000B'
DECLARE ACRSTAT RST LIT '01000000B'
                                                    LIT '00100001B' ;/* Interrupt vector
DECLARE NONI_GIR
DECLARE TXI_GIR LIT '0010010B' ; and declare txi_Gir LiT '0010010B' a; and declare txi_Gir LiT '0010010B' a; and declare txi_Gir LiT '0010010B' a; and declare txi_Gir LiT '00100110B' ; at all txi_Gir LiT '00100110B' ;
DECLARE TIMI GIR OF LIT 10010110B' TIMI 01838 DIGMOD CONTRACTOR OF THE CONTRACTOR OF
DECLARE TIMOD BECF LIT '00000000B' ;/* Timer */
DECLARE TIMBI_TMIE LIT '00000010B' ;
DECLARE FIFO IMD LIT '0000000B' ;
DECLARE STARTIMB_TMCR LIT '00100010B' ;
DECLARE RTXCLK BRGA CLCF LIT '01010000B'T;
DECLARE STARTIME TMST LIT '00000010B'
DECLARE LOW BAUD LIT '00H' ;/* BURST algorithm */
DECLARE HUNTING MODE LIT '01H' ;
                                                                                                 INITIALLEATIONS: PROCEDURE PUBLIC ;
DECLARE SINGLE MODE LIT '02H'
DECLARE BURST MODE LIT '03H'
DECLARE TIME EXP LIT '0FFFF
                                                   LIT 'OFFFFH' ;/* timeout=7mS (at 18.4 Mhz) */
LIT 'OOFFFH' ;/* WAIT_FOR_MODEM_STATUS */
DECLARE WAIT TIME
                                                                                                                                                                        292038-17
```



```
/*****************************
               VARIABLES
   DECLARE TX_PTR POINTER PUBLIC ; /* Transmit buffer */
 DECLARE TX_BUF BASED TX_PTR (3000) BYTE ; R SARE TIL
 DECLARE IX TX WORD PUBLIC ;
DECLARE RX_BUF(3000) BYTE PUBLIC; /* Receive buffer */
DECLARE IX RX WORD PUBLIC;
DECLARE INTR_VEC BYTE PUBLIC;
DECLARE FIN_TX BYTE PUBLIC; /* Finish Transmission flag */
DECLARE FIN_RX BYTE PUBLIC; /* Finish Reception flag */
DECLARE FIN RX
DECLARE RX CHR
DYTE PUBLIC;
DECLARE TX CHR
DYTE PUBLIC;
DECLARE TX COC
DECLARE TX COC
DYTE PUBLIC;
DECLARE RX COC
DYTE PUBLIC;
DECLARE STAT
DECLARE BAUD
DECLARE BAUD
DECLARE TEMP
DYTE PUBLIC;
DECLARE TEMP
DYTE PUBLIC;
DECLARE FIN
DECLARE FIN
DECLARE FIN
DECLARE SELECTION
DYTE PUBLIC;
DECLARE RECEIVER
DYTE PUBLIC;
DECLARE RECEIVER
DYTE PUBLIC;
DECLARE BURST ALGO
DYTE PUBLIC;
DECLARE BURST ALGO
DYTE PUBLIC;
DECLARE MODEM HANDSHAKE BYTE PUBLIC;
 DECLARE MODEM HANDSHAKE BYTE PUBLIC ; EGITIGODO TIL 930 TATEXTEE 244.0300 DECLARE COUNTER WORD PUBLIC ;
                                                                            /* Error occurred during */
 DECLARE RX ERROR BYTE PUBLIC ;
                                                                            /* reception **/
 /* I/O console utilities
                                                                           OX*1 ARE RYTHESHI TWO LIT '001100008'
DECLARE MASK TXOOC LIT '01110000118'
 SINCLUDE (:F1:TIOHP.PEX)
 /* Setup and H/W configurations
                                                                           ON*LARE MASK ACRETAT LIT PO100000001
$INCLUDE (:F1:HPUTIL.PEX)
DECLARE MAIN LABEL PUBLIC :
* Procedure INITIALIZATIONS
  **************
  * input: none squared to the state of the st
  * function: driver initialization: parameters, 82510
                             configuration, modem status check.
  * calling: CONFIG_82510, INITIALIZE_BURST, WAIT_FOR_MODEM *
  * Init the Interrupt mechanism by enable Interrupt in GER register *
  * At the Receive station: Enable Rx FIFO, Status and Modem Interrupts *
                                                     Disable Timer Interrupt
  * At the Transmit station: Enable Tx FIFO, Status and Modem Interrupts *
  * flowchart: figure 7 description: paragraph 6.3
          INITIALIZATIONS: PROCEDURE PUBLIC ;
       DISABLE ;
CALL SET$INTERRUPT(INTR_510,INTR_HANDLER) ;
                                                              /* Install THE INTR HANDLER
      TX CHR=00 ;
                                                            /* Clear TX CHR and RX CHR
       RX CHR=00 ;
                                                                                                                                          292038-18
```



```
/* TX_PTR is a pointer to the transmitted*/
                CALL TEXT ;
                                                                                   /* data
                                                                    /* The index buffer are assigned to -1 */
         IX TX= OFFFFH ;
                 IX RX= OFFFFH ;
                FIN TX=FALSE ;
                                                                     /* Init Finish Transmit and receive flags*/
               RX_BUF(0)=0 ; at al wise backman and some and receive fla
   RX_ERROR=FALSE ; /* Reset the flag
                 BAUD=BAUD_288000 ; /* The Async communication Baud rate is */
                                                                                      /* the 82510-full scale 288000
                CALL CONFIG_82510; /* Configured the 82510:
               /* S/W reset, character length, parity, */
   /********************
    * INITIALIZE BURST
                               *************
    * input: none
   * flowchart: figure 4 description: paragraph 6.2.1
                IF BAUD<=BAUD_9600 THEN BURST_ALGO=HUNTING_MODE ;
                /* HUNTING mode:
/* Rx FIFO threshold is 0 8) Wolf (AM) 100 */
                                                                                       /* Timer interrupt is disable */
               ELSE BURST ALGO-LOW BAUD ; SEET A 10 BASIC CHA (MOL) TORMER (MOL) TORTHO
   CALL WAIT FOR MODEM STATUS ;
                                                                                      /* Wait for Modem handshake line "DSR" */
                                                                                      /* if ACTIVE set MODEM_HANDSHAKE */
                                                                                     OUTPUT (IME) = (AUTOACK IME OR FIFE IME) ;
               TEMP = INPUT(RXD);
   TEMP = INPUT(RXD) ;
                TEMP = INPUT(RXD);
                TEMP = INPUT(RST) ;
 END INITIALIZATIONS ; and a second and the second and a second a second and a second a second and a second an
  * Procedure CONFIG_82510
   ********************
   * input: none note the same and the same and
   * function: configure the 82510 to a specific operation *
   * called by: INITIALIZATIONS
   * calling: none
                                                                                       OUTPUT(RIE) - (ACRETAT RIE OR IMPUT(RIE)) ;
   *
* flowchart: figure 8 description: paragraph 6.3
CONFIG 82510: PROCEDURE PUBLIC ;
/* Perform Software reset
OUTPUT(BANK) = WORK1; /* Move to work bank
// OUTPUT(ICM) = SWRES_CMND; /* S/W reset command */
                                                                                                                                                     292038-19
```



```
/* BANK ZERO - NAS (The default BANK)
 /* Configured the character by writing to LCR:
 /* 1 stop bit, 8 bit lengh, non parity
 OUTPUT(LCR) = (STPBIT 1 + CHRLEN 8 + PARITY NON) ;
 OUTPUT (MCR) = (DTR MCR OR OUT2 MCR) ;
                                  /* Required only in IBM PC environment:
                                 /* set OUT2 signal to control an external*/
                                  /* 3-state buffer that drives the 82510
                                  /* interrupt signal 000888 duAs duAs
 IF RECEIVER THEN OUTPUT (ACRO) = End Of File ;
      /* At the Receive station EOF is
                                /* recognized to terminate reception
 ELSE OUTPUT(ACRO) = X OFF ; /* At the Transmit station "X Off" is
                                  /* recognized to stop transmission
                                  /* temporary
                                  /* Enable 82510 Interrupt by set GER,
   /* done at the end of INITIALIZATIONS
/* Init the 82510 Interrupt mechanism */
DISABLE ;
IF RECEIVER THEN OUTPUT(GER)=ENRX_GER ;
                                  /* at the Receive station */
ELSE OUTPUT (GER) = ENTXSTAT GER ;
 1.5.0 dgsltersq /* and the Transmit station 1 : drs.davoll */
                     /* Configured baud rate to 288000
/* by writing to BRG A (BAL and BAH)
OUTPUT(LCR)=INPUT(LCR) OR DLAB 1; /*Set DLAB to allow access to BRG
OUTPUT(BAL)=LOW (BAUD 288000);
OUTPUT(BAH)=HIGH(BAUD_288000);
OUTPUT(LCR) = INPUT(LCR) AND DLAB 0; /* reset DLAB
/* BANK TWO - General configuration
OUTPUT(BANK)=GEN2;
/* BANK TWO - General configuration
OUTPUT(IMD) = (AUTOACK IMD OR FIFO IMD) ;
                                  /* Automatic interrupt acknowledge,
                                  /* Rxfifo depth is four bytes
OUTPUT (FMD) = (TXTHRESHO FMD OR RXTHRESHO FMD) ;
                                  /* Rxfifo threshold is temporally zero
                                  /* for HUNTING mode (BURST algorithm)
                                  /* Txfifo threshold is zero for max
/* interrupt latency
IF RECEIVER THEN OUTPUT(ACR1) = End_Of_File ;
/* At the Receive station EOF is
/* recognized, the same as ACRO */
ELSE OUTPUT(ACR1)=X_ON; /* At the Transmit station "X On" is */
                                  /* recognized to continue transmission
OUTPUT(RIE) = (ACRSTAT RIE OR INPUT(RIE)) ;
  /* Enable interrupt on programmed control*/
/* character received (ACRO/ACR1) */
/* BANK THREE - MODEM configuration
                                              CONFIG 82510: PROCEDURE PUBLIC ;
OUTPUT (BANK) = MODM3 ;
OUTPUT(BBCF) = (TIMOD_BBCF) ; /* BRG B configured to TIMER mode
OUTPUT(BANK) = NASO; /* Move to nas bank to set DLAB
OUTPUT(LCR) = INPUT(LCR) OR DLAB_1 ; /* Set DLAB to allow access to BRG
OUTPUT(BANK) = MODM3; /* MODEM bank */
OUTPUT(BBL) = LOW (TIME_EXP); /* Set max timeout (7ms if 18Mhz crystal)*/
                                                                          292038-20
```



```
OUTPUT(BBH) = HIGH(TIME_EXP); /* to issue interrupt when time has */
OUTPUT(BANK) = NASO; /* expired. Move to NAS bank again */
OUTPUT(LCR) = INPUT(LCR) AND DLAB 0; /* Reset DLAB */
OUTPUT(BANK) = MODM3; /* Switch to BANK THREE - MODEM */
  OUTPUT(CLCF) = RTXCLK_BRGA_CLCF ; /* The receive and transmit clock source */
                                                            /* is BRG A
 OUTPUT (TMIE) = TIMBI TMIE ;
                                                            /* Enable Timer block interrupt */
                                                            /* (stil disabled in Timer bit in GER)
 /* BANK ONE - general WORK - The RUNTIME bank
 OUTPUT (BANK) = WORK1 ;
 OUTPUT(ICM)=CLRSTAT_ICM ; /* Issues a command to clear all
                                                            /* status registers
 /* Remain in W O R K - THE runtime bank
 END CONFIG_82510 ; bas data as and yangle
  * Procedure WAIT FOR MODEM STATUS
   ******************
  * input: none
* output: Modem_Handshake
   * function: waits with a timeout for DSR active,
                            returns status flag
  * called by: INITIALIZATIONS
* calling: none
   * flowchart: figure 9 description: paragraph 6.3.1 *
                                                        *********
 WAIT FOR MODEM STATUS: PROCEDURE PUBLIC;
 MODEM_HANDSHAKE = FALSE ; MARKET HER MARKET AND ALL AN
 COUNTER = WAIT_TIME ;
 DO WHILE (NOT MODEM_HANDSHAKE) AND ((COUNTER:=COUNTER-1) > 0 ) ;
     IF (INPUT (MSR) AND DSR MSR) <> 0 THEN MODEM HANDSHAKE = TRUE ;
 END WAIT FOR MODEM STATUS ;
   * Procedure INTERRUPT HANDLER
  * input: Tx Buffer

* output: Rx Buffer, Finish_Tx, Finish_Rx

* function: service all 82510 interrupt sources: # # ONA TOTAL TELEPHONE

* function: Timer_Modem
  * function: service all 82510 interrupt sources.

* Rx Fifo, Tx Fifo, Status, Timer, Modem

* called by: 82510 hardware interrupt

* Ctatus Intr
  * calling: Rx_Fifo_Intr, Tx_Fifo_Intr, Status_Intr,
                           Timer_Intr, Modem_Intr
  * flowchart: figure 10 description: paragraph 6.4, 6.4.1
INTR_HANDLER: PROCEDURE INTERRUPT INTR 510 REENTRANT PUBLIC ;
ENABLE ;
                                                         /* Enable Interrupts of */
                                                           /* HIGHIER priority devices
                                                           /* Get the 82510-highest priority */
INTR_VEC=INPUT(GIR);
                                                           /* pending interrupt
                                                                                                                                   292038-21
```



```
/*********************
       RX FIFO INTR
***************
* input: none

* output: Rx_Buffer, Burst_Algo *

* function: service Rx Fifo interrupt *
         receive characters; store in receive buffer
* called by: INTERRUPT HANDLER
* calling: BURST_ALGO *
* flowchart: figure 11 description: paragraph 6.4.2
          ***************
IF INTR_VEC=RXI_GIR THEN DO : allow substants
                      /* Rx fifo level occupancy
  RX OCC=INPUT(FLR) ;
                      /* Shift the Rx occupancy bit */
                      /* to get it's real value
  RX OCC=SHR(RX OCC, 4) ;
                      /* - OPTIMIZE code -
                      /* Empty the Rx FIFO and store the
                      /* received character in RX_BUF
  RX_BUF(IX_RX:=IX RX+1)=INPUT(RXD);
                     /* Read the first character immediatly */
/* to save Real Time */
> 0:
  RX_BUF(IX_RX:=IX_RX+1)=INPUT(RXD); system as both
  DO WHILE (RX OCC:=RX OCC-1) > 0 ;
                function: waits with a timeout for DER active,
         *********
 BURST_ALGORITHM *
function: execute a step in the burst algorithm 42444 = MARKETHAR * GON
                                    COUNTER - WALT TIME ; ;
          after characters are received
* called by: Rx FIFO INTR
* calling: none (I-sathuoo=:rathuoo)) dua (amasamam madom tok) SII * od
* SURT = SMARSOMAM MEGON MEHT 0 <> (ASM REG DRA (REM)TUTMI) *
* flowchart: figure 5 description: par. 6.2.2.1 to 6.2.2.3
       * BURST MODE - step 3 (full fifo threshold) *
  * Reset the Timer status
    * Restart the Timer
   IF BURST_ALGO = BURST_MODE THEN DO ;
TEMP = INPUT(TMST);
OUTPUT(TMCR) = STARTIMB_TMCR;
              calling: By Fifo Intr. Tx Fifo Intr. Status Intr.
                 * HUNTING MODE - step 1
    * Operate the TIMER
    * Change to step 2 SINGLE mode STAL TRUBBLEW SSUGSDORY : SALGMAR * STAL
 ELSE IF BURST ALGO = HUNTING MODE THEN DO ;
   OUTPUT (TMCR) = STARTIMB TMCR ;
     BURST_ALGO=SINGLE_MODE ;
 /* Get the 82510-highest priority ; GME +/
                                                 292038-22
```

```
* SINGLE MODE - step 2
     * If TIME has expired, means the receive
      * Receive rate is HIGH, set Rx FIFO threshold, Restart the *
      * Timer and switch to BURST mode
     ELSE IF BURST_ALGO = SINGLE_MODE THEN DO ;
        IF ((INPUT(TMST) AND STARTIME TMST) <>0) THEN
                  BURST_ALGO= HUNTING_MODE ;
        ELSE DO;
        OUTPUT(BANK) = GEN2; /* Switch to BANK TWO - General Config */
          OUTPUT (FMD) = TXTHRESHO FMD OR RXTHRESH3 FMD;
          OUTPUT(BANK) =NASO; /* Switch to BANK ZERO - NAS */
          OUTPUT (GER) = ENTIMRX GER;
          /* Enable TIMER,RX and MODEM interrupts */
OUTPUT(BANK)=WORK1; /* Switch to BANK ONE - WORK */
          BURST ALGO = BURST MODE;
          TEMP = INPUT(TMST); /* Reset timer status */
OUTPUT(TMCR) = STARTIME_TMCR;
     END; /* End of SINGLE mode
  /* ....End of BURST algorithm.....
  /* Another try to empty the Rx fifo
  /* before leaving the interrupt handler
     DO WHILE (INPUT(FLR) <> 0) ;
             /* Empty the Rx FIFO and store the /* received character in RX_BUF
     RX_BUF(IX_RX:=IX_RX+1)=INPUT(RXD) ;
     END ;
                         /* End of Rx fifo interrupt
END ;
 * TXFIFO INTR
 **********
 * input: Tx_Buffer
* output: Finish_tx
 * function: service Tx Fifo interrupt
            transmit characters from transmit buffer (OPTIMIZE code)
 * called by: INTERRUPT HANDLER
 * calling: none
 * flowchart: figure 12 description: paragraph 6.4.3
TX_OCC=INPUT(FLR) AND MASK_TXOCC ;
                          /* Tx fifo level occupancy
   /* Fill Tx FIFO, the transmitted characters are taken from TX buf
  DO WHILE (TX OCC:=TX OCC+1)<5 ;
     OUTPUT(TXD)=TX_BUF(IX_TX:=IX_TX+1);
IF TX_BUF(IX_TX)=End_Of_File_THEN_DO;
     OUTPUT(BANK)=NASO; /* Disable Tx interrupt, as the transmit */
OUTPUT(GER)=DISTX_GER; /* delimiter character was identified */
OUTPUT(BANK)=WORKI; /* Switch to BANK ONE - WORK */
TX OCC = 5; /* load TX OCC to terminate external loop*/
       END ;
                                                            */
              /* End of TXFIFO_INTR
END ;
                                                           292038-23
```

```
STATUS INTR
 ************************************
           none show seturn to simple mode +
 * input:
 * output:
 * output: Finish_Rx
* function: service Status interrupt
            Finish Rx
            service Status interrupt
Receive station: EOF terminate the reception
            Transmit station: X Off Disable the transmission
                        X On Enable the transmission
 * called by: INTERRUPT HANDLER
            none warr (ocs (TENT SHITRATE CHA (TENT) TOTAL) ) TE
 * calling:
 * flowchart: figure 13 description: paragraph 6.4.4
 *****************
ELSE IF INTR_VEC=STATI_GIR THEN DO ;
     STAT=INPUT(RST); /* Get the current RST status
     DO WHILE (RX_OCC>O AND (NOT FIN_RX));
       RX_OCC=RX_OCC-1 ; /* First, empty Rx FIFO
       RX CHR=INPUT (RXD) ;
       IF RECEIVER THEN RX BUF(IX_RX:=IX_RX+1)=RX_CHR;
       ELSE DO ;
        OUTPUT (BANK) = NASO; /* Switch to BANK ZERO - NAS
        IF RX CHR = X OFF THEN DO ;
           OUTPUT (GER) = INPUT (GER) AND DISTX GER;
           /* Disable Transmit interrupt */
OUTPUT(BANK)=WORK1;/* Switch to BANK ONE - WORK */
         END ;
         ELSE IF RX CHR = X ON THEN DO ;
        OUTPUT (BANK) = NASO ;
     OUTPUT(GER) = INPUT(GER) OR ENTX GER;
                        /* Enable Transmit interrupt again */
     END ;
           OUTPUT(BANK) = WORK1 ;
      END ;
    END ;
  IF RECEIVER THEN DO ;
  IF ((STAT AND ACRSTAT RST) <> 0) THEN DO ;
     OUTPUT(BANK) = NASO; /* If End Of Line was recognized, */
       OUTPUT (GER) = DISRTX GER ;
       END ;
    ELSE IF ((STAT AND ERRCHR RST) <> 0) THEN DO ;
       CALL WRITE(@('** ERROR in character Status ',0));
       CALL ERROR CHAR HANDLER ;
       IF BURST_ALGO=BURST_MODE THEN DO ;
 IF BURST_ALGO=BURST_MODE THEN DO ;

/* In BURST mode do:

TEMP = INPUT(TMST); /* Reset timer status
 TEMP = INPUT(IMSI), / RESTARTING TMCR;
OUTPUT(IMCR) = STARTING TMCR;
END; /* Restart TIMER
  END ;
  END ;
                   /* End of STATUS interrupt
END ;
                                                         */
                                                        292038-24
```






```
TIMER INTR
 enon thugai *:
                                               ** output:
        and switch Burst Algo to HUNTING mode *
by: INTERRUPT HANDLER
 * called by: INTERRUPT HANDLER
* calling: BURST &TIMER
                               ** called by: INTERRUPT HANDLER
 *
* flowchart: figure 14 description: paragraph 6.4.5
                     *************
 人员自由者政治或未受法裁的有效数以我们的实际的资金数自在心中或自在的首张的法的通过的政治的政治的政治和政治的政治和政治政治,并不由立法的政治
 ELSE IF INTR_VEC=TIMI_GIR THEN DO ;
     IF ((RX OCC:=INPUT(FLR)) <> 0) THEN DO;
       RX_OCC=SHR(RX_OCC,4) ; /* Rx fifo level occupancy, shift right */
       /* - OPTIMIZE code - */
/* Empty the Rx FIFO and store the */
/* received character in RX_BUF */
       RX_BUF(IX_RX:=IX_RX+1)=INPUT(RXD);
       DO WHILE (RX OCC:=RX OCC-1) > 0 ;
        RX BUF(IX_RX:=IX_RX+1)=INPUT(RXD) ;
       END ; /* Store the received character in RX_buf*/
    END ;
  BURST & TIMER
 * function: execute a step in the burst algorithm and a planed AA M * ON
           after timer interrupt; switch to HUNTING
 * called by: TIMER_INTR
 * calling:
         none
                                     ENI* ERROR MODEM HANDLER:
 * flowchart: figure 6 description: paragraph 6.2.2.4
 · 在我的现在分词是我的现在分词我们的现在分词是我们的现在分词是我们的现在分词是我们的的,我们就是我们的的,我们可以会会的的。
  OUTPUT(BANK) = GEN2; /* Switch to BANK TWO - General Config */
  OUTPUT (FMD) = TXTHRESHO FMD OR RXTHRESHO FMD;
/* Rxfifo threshold=0, Txfifo threshold=0*/
                                                  292038-25
```

2-287







```
/***************************
 * Procedure LOOP
 * LOOP procedure is executed until Transmission/Reception Finishes *
 * or until the loop ends.
 *******************
LOOP: PROCEDURE PUBLIC ;
DECLARE N WORD ; and return thos examples but quote truth against the property
DECLARE NUM WORD ;
DECLARE MAXLOOP BYTE ;
MAXLOOP= 20 ;
NUM=0 ;
DO WHILE ( (NOT FIN_TX) AND (NOT FIN_RX) AND (NUM<MAXLOOP) ) ;
 NUM=NUM+1; /* Count the LOOP times */
CALL WRITELN(@('... Background Program ...',0));
 ENABLE ;
                      /* Software delay
 CALL TIME (5000) ;
END ;
IF FIN TX THEN CALL WRITELN(@('Transmission - ENDED',0));
IF FIN_RX THEN CALL WRITELN(@('R e c e p t i o n - E N D E D ',0));
OUTPUT(BANK)=NASO; /* If Communication is Not ended */
OUTPUT(GER)=DISRTX_GER; /* successfully the Interrupts are */
OUTPUT(BANK)=WORK1; /* Disabled by MAIN */
IF RECEIVER THEN DO; /* Display RX buffer */
  IF FIN RX THEN DO ;
    CALL WRITELN(@('The Received Message:',0));
     CALL DISPTEXT (@RX BUF) ;
(* END derugines Wil bas quies lamieted *)
  ELSE
     CALL WRITELN(@('** ERROR -THE Reception NOT ended successfully',0));
END ;
ELSE IF (NOT FIN TX) THEN /* The Transimt station
   CALL WRITELN(@('** ERROR -THE Transmission NOT ended successfully',0));
/*********************************
 * Procedure TEXT
 ****************
 * input: none rollada dimensi - 1 A * output: Tx_ptr 32141
 * function: Return a pointr to the Transmit buffer. Data in the
             transmit buffer must be trminated by End_Of_File.
 * called by: INITIALIZATIONS
 * calling: none
 ******************
TEXT: PROCEDURE PUBLIC ;
TX PTR=@('>',
'ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefqhijklmnopgrstuvwxyz0123456789'.
'ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopgrstuvwxyz0123456789',
'ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopgrstuvwxyz0123456789
'ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyZ0123456789',
'ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789abcdefghijklmnopqrstuvwxyZ0123456789',
CR, LF, End Of File, 0) ;
                            /* End Of File-terminate the Transmission*/
END TEXT ;
                                                              292038-27
```



```
/*****************
      * External procedures
      **************
      * WRITELN: I/O console utility - dispaly a string, end with CR *
      * MENU: I/O console utility - display a menu, enter the user *
                                                                                                             selection
      * DISPTEXT: I/O console utility - display the contents of the
                                                                                                                            Receive buffer (Rx buf)
      * INIT HARDWARE SETUP: Setup and Hardware configurations of the
                                                                                       specific station
                                                                            * CALL WRITEIN(8(' ... Sackground Program ...', 0)):
       * Procedure MAIN
       * input: Finish_Rx, Finish_Tx 3308 *\ (0008) EART LIAO *
       * output: Receiver flag
      * function: get station type (Rx or Tx) from the operator;
                                                      wait till communication is completed; display;
                   wait till communication is compared First RECEIVER STATION SHOULD BE ACTIVATED FIRST
                                                                                                                                                                                                                         MEHT MY MIT WI
      * called by: Application a d l d g a d a R ) S MIRTERW LIAD MENT XX MIR *I
      * calling: INITIALIZATIONS, LOOP
      CALL WAITELM(0('The Received Message: ',0)) :
  CALL INIT HARDWARE SETUP
                                                                                                                   /* External, Setup and H/W configurations*/
  FIN=FALSE :
  DO WHILE NOT(FIN); a before TON noingaged THT- RORRE ##118) MITTELW LIAD
               SELECTION=0 :
      CALL WRITELN(@('----',0));
    SELECTION=MENU(SELECTION, @('Station: (Quit/Transmitter/Receiver)',0));
                                                                                                               /* Get operator selection.
                                                                                                                   /* Receiver station should be activated
       **/* prior to the transmitter station */
             DO CASE SELECTION :
        FIN=TRUE / /* 0 - Quit of HIGH PERFORMANCE Driver */
                                                                                                                  /* 1 - Transmit station
                                                         DO ;
                                                                                     RECEIVER=FALSE ;
                             and at seed a CALL INITIALIZATIONS; stating a mauded anothered a
                                     ell'i to bas CALL LOOP ; d ed laum tellud limensit * END ; E
                                                                                                                  /* 2 - Receive station enon confiles */
                                                                               ** RECEIVER=TRUE ***********************
                                                                                     CALL INITIALIZATIONS ;
                                                                                     CALL LOOP ;
                                                       END ;
              END ;
 END ;
CALL EXIT ;
END HIGHPERFORMANCE ; protested to the second secon
            85-860262 refronted to the control of the control o
```



APPENDIX B 82510 BASED SBX SERIAL CHANNEL


This document describes the implementation of an 82510 based SBX board that provides a RS-232 interface to any iSBC board which has an SBX connector. The SBX can be useful for customers that need a fast software development vehicle while the 82510 system hardware is still in the design stage. The customer can also use the SBX for evaluation of the 82510 in a system environment.

In order to minimize the customer's software development costs, the RMX86/286 Terminal Device Driver for the 82510 has also been developed and can be run by the RMX user on his iSBC with the SBX-82510 board described herewith. The RMX86/286 drivers are available from INSITE, along with the source code and the documentation.

BOARD DESCRIPTION (See Figure B-1)

The following 82510 signals are connected directly to the SBX connector (installed on the pin side): DATA, ADDRESS, INTERRUPT, RESET, READ#, WRITE# and CS#. Wait states are generated by a shift register logic (U5, U7), clocked by the MCLK signal of the SBX interface. The number of wait states is selected by installing one of the eight jumpers to select one parallel output of the shift register. The 82510 is clocked by an 18.432 MHz Crystal (using its on-chip oscillator). A discrete transistor is used to pull down the RTS# signal during RESET to set the crystal mode (note that in a larger board, an unused open collector inverter or three-state gate can be used for this purpose). The 82510 is connected to the communication channel through RS-232 line drivers and receivers. Either a 25 pin D-Type connector (P) or a 26 pin Flat-Cable connector (F) is used to connect the board to the RS-232 channel.





NOTE

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope—addressed, stamped, and containing an s.a.s.e.—in which information is transferred from location to location on a data tion is transferred from location to location on a data discussed specifically, all comments also apply to discussed specifically, all comments also apply to point-to-point or multi-point, with the point-to-point The information being either switched or nonswitched exchinges. With this many configurations supported, it and difficult to find a synchronous data communications and protocom where SDLC would not be appropriate. The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data SDLC or HDLC), protocols in addition to the usual fractures such as full daples operation, automatic Frame ares such as full daples operation, automatic Frame zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers, the Statutes a frame level command structure, a digital phase locked ioop, SDLC toop operation, and diagrans.

November 1986

Aside from supporting a Isrge mumber of configurations, SDLC offers the potential of a 2× increase in throughput over the presently most prevalent protocol Bi-Sync, This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred informs tion. The performance increase due to full duplex operation is fairly obvious since) in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (two-way alternate) equivalent arises from the forcesse from inspired acknowledgement arises from the

contents the frame level commands. These dual recessors allow the \$273 to control the necessary byte-coessors allow the \$273 to control the necessary byte-cybrie operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the ser this means the CPU has time to take on additional saks. The digital phase locked loop (DPLL) provides a seans of clock recovery from the received data stream cents. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and floxible. Diagnosies in the form of both data and clock focuses are available to simplify board debug

Using the 8273 SDLC/HDLC Protocol Controller

tion and each information nessage requires a separate acknowledgement, Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2× increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

he first section of this application note presents an verview of the SDLC/HDLC protocols. It is fairly attorial in nature and may be skipped by the more nowledgeable reader. The second section describes the 273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, be block diagram. The software aspects of the 8273, but discussed in the

Ostting down to the more satient characteristics of SDLC, the basic unit of information on an SDLC list is that of the frame. The frame format is shown in Figure 1, Five fields comprise each frame flag, address control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all

JOHN BEASTON
MICROCOMPUTER APPLICATIONS

James I SDI C Frame Porcest

Order Number: 611001-001

INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers, the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

The frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byteby-byte operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80/85 Microcomputer family and as such, it interfaces to the 8080/8085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLC/HDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope—addressed, stamped, and containing an s.a.s.e.—in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either point-to-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate.

Aside from supporting a large number of configurations, SDLC offers the potential of a 2× increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (two-way alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2× increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utili-

Getting down to the more salient characteristics of SDLC; the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all

Opening Flag	Address Field (A)	Control Field (C)	Information Field (I)	Check Sequence (FCS)	Closing Flag
01111110	8 Bits	8 Bits	Any Length 0 to N Bits	16 Bits	01111110

Figure 1. SDLC Frame Format

other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 01111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This techniques specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 01111110 is ever transmitted by chance. On the receiving end, after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all 1s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced on the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bitoriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A, C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. [Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first.] The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it.

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.



SDLC does not support an interframe time-fill character such as the SYN character in Bi-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modem, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intraframe time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links—NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of zeroes cause a transition every bit time, while long strings of 1s are broken up by zero bit insertion. Since asynchronous operation requires that the receiver sampling clock be derived from the received data, NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.




Figure 2. NRZI vs NRZ Encoding

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks. SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While




Figure 3. Network Configurations



repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero of the secondary's closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically half-duplex. The controller waits until it receives an EOP before it transmits its next message. The controller's reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.

Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HDLC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modifier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.

Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 fol-

lowed by 7 1s) and the HDLC Abort (7 1s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.




Figure 4

BASIC 8273 OPERATION

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.




Figure 5. 8273 Operational Phases

When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is sup-

intel

plied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273, let us discuss the 8273 in detail. REMETER CLERK SESSOON OF A

HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modem interface. Let's discuss each interface separately.

CPU Interface window sainsburges and guitesque

The CPU interface consists of four major blocks: Control/Read/Write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (good/bad completion) of the command by way of the C/R/W logic. The C/R/W logic is supported by seven registers which are addressed via the A_0 , A_1 , \overline{RD} , and \overline{WR} signals, in addition to \overline{CS} . The A_0 and A_1 signals are generally derived from the two low order bits of the CPU module address bus while \overline{RD} and \overline{WR} are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

Address Inputs		Control Inputs		
lla .v A ₁ db	do Ao so	CS•RD	CS•WR	
inces 10 see pl	non o hour	Status	Command	
0	1	Result	Parameter	
nest Inda	0	TxI/R	Test Mode	
vlemia1 vd b	adeilantoups	RxI/R	ictor, Tastoad	

Figure 7. 8273 Register Selection




Figure 6. 8273 Block Diagram 2-298



Command—8273 operations are initiated by writing the appropriate command byte into this register.

Parameter—Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

Immediate Result (Result)—The completion information (results) for commands which execute immediately are provided in this register.

Transmit Interrupt Result (TxI/R)—Results of transmit operations are passed to the CPU in this register.

Receiver Interrupt Result (RxI/R)—Receive operation results are passed to the CPU via this register.

Status—The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

Test Mode—This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion.

The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data transfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and non-interrupt driven operation is possible by examining the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive data and transmit data. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the com-

munications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

TxDRQ: Transmit DMA Request—Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.

TxDACK: Transmit DMA Acknowledge—Returned by the 8257 in response to TxDRQ, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.

RxDRQ: Receive DMA Request—Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.

RxDACK: Receive DMA Acknowledge—Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.

RD: Read—Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.

WR: Write—Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxDRQ). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxDRQ has been granted by returning TxDACK and WR. The TxDACK and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin (CS). A similar sequence of events occurs for receiver requests. This "hard select" of data into the transmitter or out of the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competi-



tive devices that do not have this "hard select" feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Do not forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Requestto-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let's look at a frame reception.




Figure 8. Byte Transfer Rate vs Baud Rate




Figure 9. DMA, Interrupt-Driven System

intel

The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive, where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let's assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273's management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used: one each for TxINT and RxINT, and one each for TxDRQ and RxDRQ. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 8-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. The DACK lines serve as "hard" chip selects into and out of the 8273. TxDACK + WR writes data into the 8273 for transmit. RxDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven inter-

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.




Figure 10. Interrupt-Based DMA System




Figure 11. Non-DMA Interrupt-Driven System




Figure 12. Polled System

Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register, the software can read the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the "interrupt" is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the \$273. If the interrupt is a completion result, the appropriate result register is read to determine the good/bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion.

The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

Modem Interface

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA in-

verting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits D_0 and D_1 have dedicated functions. D_0 reflects the logical state of the \overline{CTS} (Clear-to-Send) pin. [If \overline{CTS} is active (low), D_0 is a 1.] This signal is used to condition the start of a transmission. The 8273 waits until \overline{CTS} is active before it starts transmitting a frame. While transmitting, if \overline{CTS} goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a \overline{CTS} failure is indicated.

 D_1 reflects the logical state of the \overline{CD} (Carrier Detect) pin. \overline{CD} is used to condition the start of a frame reception. \overline{CD} must be active in time for a frame's address field. If \overline{CD} is lost (goes inactive) while receiving a frame, an interrupt is generated with a \overline{CD} failure result. \overline{CD} may go inactive between frames.

Bits D_2 thru D_4 reflect the logical state of the $\overline{PA_2}$ thru $\overline{PA_4}$ pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits D_5 , D_6 , and D_7 are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit values represent the logical condition of the pins. D_0 and D_5 are dedicated function outputs. D_0 represents the \overline{RTS} (Request-to-Send) pin. \overline{RTS} is normally used to notify the modem that the 8273 wishes to transmit.

This function is handled automatically by the 8273. If RTS is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for CTS before transmitting the frame. One byte time after the end of the frame, the 8273 returns RTS to its inactive state. However, if RTS was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit D₅ reflects the state of the Flag Detect pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.

Bits D_1 thru D_4 provide four user-defined outputs. Pins $\overline{PB_1}$ thru $\overline{PB_4}$ reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits. D_6 and D_7 are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modem control output pins are forced high on reset. (All commands mentioned in this section are covered in detail later.)

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins, TxD (transmit data output) and RxD (receive data input), and the respective data clocks, TxC and RxC. The transmit and receive data is synchronized by the TxC and RxC clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition)




Figure 14. Port B (Output) Bit Definition



of \overline{TxC} generates new transmit data and the trailing edge (positive transition) of \overline{RxC} is used to capture the receive data.




Figure 15. Transmit/Receive Timing

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the TxD pin is internally routed to the RxD pin. This allows simple board checkout since the CPU can send an SDLC message to itself. (Note that transmitted data will still appear on the TxD pin.)

When data loopback is utilized, the receiver may be presented incorrect sample timing (\overline{RxC}) by the exter-

nal circuitry. Clock loopback overcomes this problem by allowing the internal routing of \overline{TxC} and \overline{RxC} . Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.

To use the DPLL, a clock at 32 times the required baud rate must be supplied to the $32 \times CLK$ pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the $32 \times$ clock and the received data to generate a pulse at the \overline{DPLL} output pin. This \overline{DPLL} pulse is positioned at the nominal center of the received data bit cell. Thus the \overline{DPLL} output may be wired to \overline{RxC} and/or \overline{TxC} to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the \overline{DPLL} position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of \overline{DPLL} with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of \overline{DPLL}




Figure 16. DPLL Phase Adjustments

pulse A, the DPLL counts 32× CLK pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the DPLL positions the next DPLL pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal 1× baud rate. Now assume a data edge occurs after DPLL pulse B. The distance from B to the next pulse C is influenced according to which quadrant (A₁, B₁, B₂, or A2) the data edge falls in. (Each quadrant represents 8 32× CLK times.) For example, if the edge is detected in quadrant A₁, it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for quadrant A1 is specified as -2. Thus, the next DPLL pulse, pulse C, is positioned 32 - 2 or 30 32× CLK pulses following DPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant B2 would have caused the adjustment to be small, namely 32 + 1 or 33 $\overline{32}\times$ CLK pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case-4-bit times adjusting through quadrant A₁ or A₂ and 8-bit times adjusting through B₁ or B₂.

When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32× CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the \$\overline{DPLL}\$ to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times—the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with preframe sync characters which provide a minimum of 12 transitions. This ensures that the \$\overline{DPLL}\$ is generating \$\overline{DPLL}\$ pulses at the nominal bit centers in time for the opening flag. (Two 00H characters meet this requirement by supplying 16 transitions with NRZI encoding. The 8273 contains a mode which supplies such a preframe sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the DPLL output is used for both TxC and RxC in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.




Figure 17. Serial Data Timing Configuration

SOFTWARE ASPECTS OF THE 8273

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273 to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.




Figure 18. Status Register Format

CBSY: Command Busy—CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.

CBF: Command Buffer Full—When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

CPBF: Command Parameter Buffer Full—This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

CRBF: Command Result Buffer Full—This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

RxINT: Receiver Interrupt—The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

TxINT: Transmitter Interrupt—This bit is identical to RxINT except action is initiated based on transmitter interrupt sources.

Toure 17. Serial Date Timing Conflig

RxIRA: Receiver Interrupt Result Available—RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

TxIRA: Transmitter Interrupt Result Available—TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.

The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.

Command Phase Software

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows




Figure 19. Command Phase Flowchart

that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command phase. A detailed description of the commands and their parameters is presented in a following section.

```
:FUNCTION: COMMAND DISPATCHER
 :INPUTS: HL - COMMAND BUFFER ADDRESS
 OUTPUTS: NONE and addition UTO and man's
 :CALLS : NONE 2 add to the headened stalesmoni
 ;DESTROYS: A,B,H,L,F/F'S
 ;DESCRIPTION: CMDOUT ISSUES THE COMMAND + PARAMETERS
                                                                                      ransfer request. If the IRA = 1, an operation is
 ; IN THE COMMAND BUFFER POINTED AT BY HL
                                H, CMDBUF ; POINT HL AT BUFFER (02) autata montal group and animosas of base of laura
 CMDOUT: LXI
  MOV B,M ;1ST ENTRY IS PAR. COUNT
INX H POINT AT COMMAND BYTE
CMD1: IN STAT73 ; READ 8273 STATUS
                 RLC
                                 ;ROTATE CBSY INTO CARRY
                                                   ; WAIT UNTIL CBSY=0 of anothe sale sole solemats of hear at and tog god W
                 JC
MOV A,M MOVE COMMAND BYTE TO A
OUT COMM73 PUT COMMAND IN COMMAND REG
CMD2: MOV A,B ;GET PARAMETER COUNT
ANA A TEST IF ZERO ANA REPORTED THEN DONE
INX H ; NOT DONE, SO POINT AT NEXT PAR
DCR B ;DEC PARAMETER COUNT
CMD3: IN STAT73 : READ 8273 STATUS
ANI CPBF :TEST CPBF BIT
JNZ CMD3
                                                   :WAIT UNTIL CPBF IS O
MOV A, M ;GET PARAMETER FROM BUFFER
                 OUT
                          PARM73 :OUTPUT PAR TO PARAMETER REG
                                                   ; CHECK IF MORE PARAMETERS SELECTION AND SERVED STATES OF SERVED 
                 JMP
                                CMD2
```

Figure 20A. Command Phase Software




Figure 20B. Command Buffer Format

Execution Phase Software

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt,



the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (Interrupt Result Available) bit (TxIRA for TxINT and RxIRA for RxINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA = 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (good/ bad/etc.). A software interrupt handler implementing the above sequence is presented as part of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status regis- All non-immediate commands deal with either the ter looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt-driven case, if the IRA = 0, a data transfer is required. If IRA = 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

Result Phase Software

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

transmitter or receiver. Results from these commands are provided in the TxI/R (Transmit Interrupt Result) and RxI/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxIRA and RxIRA bits of the status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplyo ar we ing additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

> Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interrupt-driven data transfers as was promised in the last section. Users employing DMA-based transfers do not

```
;FUNCTION: IMDRLT
:INPUTS: NONE
:OUTPUTS: RESULT REGISTER IN A
:CALLS: NONE
;DESTROYS: A, F/F'S
:DESCRIPTION: IMDRLT IS CALLED AFTER A CMDOUT FOR AN
:IMMEDIATE COMMAND TO READ THE RESULT REGISTER
IMDRLT: IN
             STAT 73
                      :READ 8273 STATUS
       ANI
             CRBF
                      :TEST IF RESULT REG READY
       JZ
             IMDRLT
                      :WAIT IF CRBF=0
       IN
             RESL73
                      READ RESULT REGISTER
       RET
             :RETURN
```

Figure 21. Immediate Result Handler



```
; FUNCTION: RXI - INTERRUPT DRIVEN RESULT/DATA HANDLER
 ;FUNCTION: RXI - INTERRUPT DRIVEN RESULT/DATA HANDLER;INPUTS: RCRBUF, RCVPHT
;CALLS: NONE
;OUTPUTS: RCRBUF, RCVPNT
;DESTROYS: NOTHING
;DESCRIPTION: RXI IS ENTERED AT A RECEIVER INTERRUPT.
;THE INTERRUPT IS TESTED FOR DATA TRANSFER (IRA=0)
;OR RESULT (IRA-1). FOR DATA TRANSFER, THE DATA IS
;PLACED IN A BUFFER AT RCVPNT. RESULTS ARE PLACED IN
;A BUFFER AT RCRBUF.
;A FLAG(RXFLAG) IS SET IF THE INTERRUPT WAS A RESULT.
;(DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*) AND
;MAYBE ELIMINATED BY USERS USING DMA.
                                                                                ;SAVE HL
;SAVE PSW
                                                      H
PSW
                                                                               ;SAVE BSW
; (*) REAL 8273 STATUS
; (*) TEST IRA BIT
; (*) IF 0, DATA TRANSFER NEEDED
;GET RESULT BUFFER POINTER
;READ 8273 STATUS AGAIN
                             PUSH
                                                      STAT73
RXIRA
                             ANI
                                                       RXI2
RXII: LHLD
                                                      RCRBUF
STAT73
                                                                               ;TEST INT BIT
;IF 0, THEN DONE
;READ 8273 STATUS AGAIN
  ANI
                                                       RXINT
                                                     RXI4
STAT73
mon sulfine com
                                                                             READ 8273 STATUS AGAIN
TEST I HA AGAIN
LUOD UNTIL RESULT IS READY
READY, READ RE/R
PSTORE RESULT IN BUFFER
BUMP RESULT POINTER
RESTORE BUFFER POINTER
GO BACK TO SEE IF MORE
(*) GI DATA BUFFER POINTER
(*) FRAD DATA VIA RXDACK
(*) STORE DATA IN BUFFER
(*) BUMP DATA POINTER
(*) BUMP DATA POINTER
SET RX FLAG TO SHOW COMPLETION
COMPLETION
                           ANI
                                                       RXIRA
                                                     RXIRA
RXIR73
M,A
adW Join
SHLD
                                                    RCRBUF
                                                     RXII
                                                    RCVPNT
RCVLAT
 RXI2:
                            SHLD
                                                      M.A
                            INX
                            JMP
                                                       RXI3
 RXI4:
                                                      KXFLAG
                                                                               ;COMPLETION
;RESTORE BC
;RESTORE PSW
 RXI3:
                            POP
                                                                                 RESTORE HL
                                                      ; ENABLE INTERRUPTS
                            RET
 ;FUNCTION: TXI - INTERKUPT DRIVEN RESULT/DATA HANDLER
;INPUTS: TXRBUF, TXPNT, TXFLAG
;OUTPUTS: TXRBUF, TXPNT, TXFLAG
LESCHEVS: NOTHING
LESCRIPTION: TXI IS ENTERED AT A TRANSMITTER INTERRUPT.
THE INTERRUPT IS TESTED BY MAY OF THE IRA BIT TO SEE
IF A DATA TRANSFER OR RESULT COMPLETION HAS OCCURED.
FOR LATA TRANSFERS (IRA-8), THE DATA IS OBTAINED FROM
A BUFFER LOCATION POINTED AT BY TYRFUT. FOR COMPLETION,
(IRA-1), THE RESULTS ARE READ AND PLACED AT A RESULT
TO INCLICATE TO THE MAIN PROGRAM THE TAFLAG IS SET
TO INCLICATE TO THE MAIN PROGRAM THAT A OPERATION IS
;COMPLETE TX OPERATIONS HAVE ONLY ONE RESULT.
;LATA TRANSFER INSTRUCTIONS HAVE ONLY ONE RESULT.
;TATA TRANSFER INSTRUCTIONS HAVE DEPORTED BY (*). THESE
;PAYMER REMUVEL BY USERS USING DMA.
                                                  H ;SAVE HL
PSW ;SAVE PSW
STAT73; (*) READ 8273 STATUS
TXIRA; (*) TEST TXIRA BIT
TXI2; (*) IF 0, DATA TRANSFER
TXRBUF; GET RESULT BUFFER POINTER
TXRBUF; GET RESULT POINTER
TXRBUF; RESTORE RESULT POINTER
TXRBUF; RESTORE RESULT POINTER
TXRBUF; SETT TXFIRATOR SHOW COMPLETION
 1:X1:
                       PUSH
                         PUSH
                          ANI
IN LHLD
                          MOV
INX
SHLD
                                                    A,01H
TXFLAG
PSW
                                                                              ;SET TXFLAG TO SHOW COMPLETION
;SET FLAG
;RESTORE PSW
                           MVI
 TXI1:
                                                                                ; RESTORE BL
                                                     ENABLE INTERRUPTS
                                            DONE
TXPAT ; (*) GET DATA POINTER
A,M ; (*) GET DATA FROM BUFFER
TXDATA ; (*) OUTPUT TO 8273 VIA TXDACK
H ; (*) BUMP DATA POINTER
TXPAT ; (*) RESTORE POINTER
TXII ; (*) RESTORE POINTER
 TXI2:
                           MOV
                          OUT
  JMP
 next set asbooms INMA ber belooms I 611001-61
```

Figure 22. Interrupt-Driven Result Handlers with Non-DMA Data Transfers

need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines

place the results in a result buffer pointed at by RCRBUF and TxRBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. This routine utilizes the routines of Figure 22 to handle the results.

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.

```
; FUNCTION: POLOP me ind relained a least of 'O' at Mase
; INPUTS: NONE
;OUTPUTS: C=0 (NO STATUS), =1 (RX COMPLETION),
; =2 (TX COMPLETION), =3 (BOTH);
;CALLS: TXI, RXI
;DESTROYS: B,C
;DLSCRIPTION: POLOP IS CALLED TO POLL THE 8273 FOR ;DATA TRANSFERS AND COMPLETION RESULTS. THE ;ROUTINES TXI AND RXI ARE USED FOR THE ACTUAL
;TRANSFERS AND BUFFER WORK. POLOP RETURNS ;THE STATUS OF THEIR ACTION.
POLOP: PUSH PSW
MVI C,00H
                          SAVE PSW
         MVI
                  C,00H ;CLEAR C
STAT73 ;READ 8273 STATUS
POLOP1: IN
                  INT
PEXIT
                            ; ARE TXINT OR RXINT SET? ; NO, EXIT
         ANI
         JZ
                            ; READ 8273 STATUS
                  STAT73
         ANI
                  RXINT
                            TEST RX INT GO SERVICE RX
IN CHOOL JNZ
                  RXIC
CALL
                  TXI
                            ; MUST BE TX, GO SERVICE IT
                            ;GET TX FLAG
;WAS IT A COMPLETION? (01)
         LDA
CPI
                   01H
                   PEXIT
                            ; NO, SO JUST EXIT
         JNZ
INR
                            ; YES, UPDATE C
                  C
ANTE STATE
                  POLOP1 ;TRY AGAIN
         JMP
                            ;GO SERVICE RX
;GET RX FLAG
;WAS IT A COMPLETION? (01)
RXIC: CALL
                   RXFLAG
         LDA
CPI
                  01H
JNZ
INR
                  PEXIT
                            ; NO, SO JUST EXIT
                   POLOP1 ; TRY AGAIN
         JMP
PEXIT: POP PSW ; RESTORE PSW
RET ; RETURN WITH COMP. STATUS IN C
igovesim as des si tid sidt li docrestoj e 611001-62
```

Figure 23. Polling Result Handler

8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modem Control.

Table 1. Command Summary Key

B ₀ , B ₁	LSB and MSB of Receive Buffer Length
R ₀ , R ₁	—LSB and MSB of Received Frame Length
Lo, L1	-LSB and MSB of Transmit Frame Length
A ₁ , A ₂	—Match Addresses for Selective Receive
RIC	—Receiver Interrupt Result Code
TIC	—Transmitter Interrupt Result Code
A	—Address Field of Received Frame
C	—Control Field of Received Frame



Initialization/Configuration Commands

The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A "0" in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is "0" to reset a register bit and a "1" to cause no change. Before presenting the commands, the register bit definitions are discussed.

Operating Mode Register (Figure 24)

- D₇-D₆: Not Used—These bits must not be manipulated by any command; i.e., D₇-D₆ must be 0 for the Set command and 1 for the Reset command.
- D₅: HDLC Abort—When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.
- D₄: EOP Interrupt—Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.
- Early Tx Interrupt—This bit specifies when D3: the transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.
- D₂: Buffered Address and Control—When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are

- passed to and from memory as the first two data transfers.
- D₁: Preframe Sync—When set, the 8273 prefaces each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial I/O Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.
- D₀: Flag Stream—When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.




Figure 24. Operating Mode Register

Serial I/O Mode Register (Figure 25)

- D₇-D₃: Not Used—These bits must be 0 for the Set command and 1 for the Reset command.
- D2: Data Loopback—When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.
- D₁: Clock Loopback—When set, \overline{TxC} is internally routed to \overline{RxC} . When reset, the clocks are independent.
- D₀: NRZI (Non-Return to Zero Inverted—When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

Data Transfer Mode Register (Figure 26)

D₇-D₁: Not Used—These bits must be 0 for the Set command and 1 for the Reset command.



D₀: Interrupt Data Transfer—When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.




Figure 25. Serial I/O Mode Register




Figure 26. Data Transfer Mode Register

One Bit Delay Register (Figure 27)

D7: One Bit Delay—When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.

D₆-D₀: Not Used—These bit must be 0 for the Set command and 1 for the Reset command.




Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

Register	Command	Hex Code	Parameter
One Bit Delay	Set	A4	Set Mask
Mode	Reset	64	Reset Mask
Data Transfer	Set	97	Set Mask
Mode haviso	Reset	57	Reset Mask
Operating Mode	Set	91	Set Mask
UPO on alguraba	Reset	51	Reset Mask
Serial I/O Mode	Set	A0	Set Mask
amount of the minutes	Reset	60	Reset Mask

Figure 28. Initialization/Configuration

Receive Commands

The 8273 supports three receive commands plus a receiver disable function.

General Receive

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame's address field. This command is used for primary and loop controller stations. Two parameters are required: B₀ and B₁. These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overfill the allotted buffer space.

Selective Receive

In Selective Receive, two additional parameters besides B_0 and B_1 are required: A_1 and A_2 . These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either A_1 or A_2 . This command is usually used for secondary stations with A_1 being the secondary address and A_2 is the "All Parties" address. If only one match byte is needed, A_1 and A_2 should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if B_0 , B_1 is exceeded.

Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set



and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and $\overline{\text{CD}}$ (Carrier Detect) was active throughout the frame or no attempt was made to overfill the buffer; the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R₀, R₁). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the

first two data transfers and R_0 , R_1 reflect the information field length plus two.

Receive Disable

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the RxI/R register during the Result phase. Bits D_4-D_0 define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

Command tomars see	Hex Code	Parameters	Results* RxI/R
General Receive Selective Receive Selective Loop Receive Disable Receiver	C0	B ₀ , B ₁	RIC, R ₀ , R ₁ , A, C
	C1	B ₀ , B ₁ , A ₁ , A ₂	RIC, R ₀ , R ₁ , A, C
	C2	B ₀ , B ₁ , A ₁ , A ₂	RIC, R ₀ , R ₁ , A, C
	C5	None	None

on DMA mode) regardles: TON's contents of

A and C are passed as results only in buffered mode.

erstemand ow T. emiliate reflorm Figure 29. Receiver Command Summary

RIC D ₇ -D ₀	Receiver Interrupt Result Code	Rx Status After INT
* 00001 000 00011 000 00100 000 00101 000 00110 000 00111 000 01000	A ₁ Match or General Receive A ₂ Match CRC Error Abort Detected Idle Detected EOP Detected Frame < 32 Bits DMA Overrun Memory Buffer Overflow Carrier Detect Failure Receiver Interrupt Overrun	Active Active Active Active Disabled Disabled Active Disabled Disabled Disabled Disabled Disabled Disabled
*D7-D5	Partial Byte Received	?7. One Bit Delay h
111 000 100 010 110 001 001	D ₁ -D ₀ D ₂ -D ₀ D ₃ -D ₀ D ₄ -D ₀ D ₅ -D ₀	bove registers. The

Figure 30. Receiver Interrupt Result Codes (RIC)

The first two result codes result from the error-free reception of a frame. If the frame is received correctly after a General Receive command, the first result is returned. If either Selective Receive command was used (normal or loop), a match with A1 generates the first result code and a match with A2 generates the second. In either case, the receiver remains active after the interrupt; however, the internal buffer size counters are not reset. That is, if the receive command indicated 100 bytes were allocated to the receive buffer (B₀, B₁) and an 80-byte frame was received correctly, the maximum next frame size that could be received without recommanding the receiver (resetting B₀ and B₁) is 20 bytes. Thus, it is common practice to recommand the receiver after each frame reception. DMA and/or memory pointers are usually updated at this time. (Note that users who do not wish to take advantage of the 8273's buffer management features may simply use B₀, B₁ = 0FFH for each receive command. Then frames of 65K bytes may be received without buffer overflow errors.)

The third result code is a CRC error. This indicates that a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an idle, an interrupt will be generated for the Abort, followed by an Idle interrupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommanded before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun results from the DMA controller being too slow in extracting data from the 8273, i.e., the RxDACK signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the B₀ and B₁ parameters in the receive command. The receiver is disabled.

The Carrier Detect Failure result occurs when the $\overline{\text{CD}}$ pin goes high (inactive) during reception of a frame. The $\overline{\text{CD}}$ pin is used to qualify reception and must be active by the time the address field starts to be received. If $\overline{\text{CD}}$ is lost during the frame, a $\overline{\text{CD}}$ Failure interrupt is generated and the receiver is disabled. No interrupt is generated if $\overline{\text{CD}}$ goes inactive between frames.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt's results, the internal RxI/R register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system's interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Programmable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time. To be take a Character it any a smarter 9

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system's interrupt response and servicing time is not sufficient for the

data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits (D_7 – D_5) of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial byte are indeterminate. [The address, control, and information fields are transmitted least significant bit (A_0) first. The FCS is complemented and transmitted most significant bit first.]

Transmit Commands per museo meliboos a 11

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

Transmit Frame had self norm O number

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length (L_0, L_1) . In Buffered mode, L_0 and L_1 equal the length in bytes of the desired information field, while in the non-Buffered mode, L_0 and L_1 must be specified at the information field length plus two. $(L_0$ and L_1 specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes \overline{RTS} (Request-to-Send) active (pin low) if it was not already. It then waits until \overline{CTS} (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operating Mode register is set, the transmitter prefaces two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and

returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If $\overline{\text{RTS}}$ was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

Loop Transmit and lamenta od assessed against

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

Transmit Transparent beviewed to bettimenen

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the L₀ and L₁ parameters are used since there are not fields in this mode. (The 8273 does not support a Receive Transparent command.)

Abort Commands over ed trum has beldesib

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either idle or flag streaming based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not

support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if $\overline{\text{CTS}}$ goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

Reset Command

The Reset command provides a software reset function for the 8273. It is a special case and does not utilize the normal command interface. The reset facility is provided in the Test Mode register. The 8273 is reset by simply outputting a 01H followed by a 00H to the Test Mode register. Writing the 01 followed by the 00 mimicks the action required by the hardware reset. Since the 8273 requires time to process the reset internally, at least 10 cycles of the ϕ CLK clock must occur between the writing of the 01 and the 00. The action taken is the same as if a hardware reset is performed, namely:

1) The modem control outputs are forced high inactive.

Command	Hex Code	Parameters*	Results TxI/R
Transmit Frame		L ₀ , L ₁ , A, C None	TIC TIC
Loop Transmit Abort	CA CE	L ₀ , L ₁ , A, C None	TIC TIC
Transmit Transparent Abort	C0 CD	L ₀ , L ₁	TIC

*NOTE:

Figure 31. Transmitter Command Summary

PRIC D ₇ -D ₀	Transmitter Interrupt Result Code	busu		Tx Status after INT
000 01100	end Early Tx Interrupt	ba	B	Active
000 01101	Frame Tx Complete	bss		Idle or Flags
000 01110	DMA Underrun	67201		Abort
000 01111	Clear to Send Error	ts		Abort
000 10000	Abort Complete	1550		Idle or Flags

Figure 32. Transmitter Interrupt Result Codes



- 2) The 8273 Status register is cleared.
- 3) Any commands in progress cease.
- 4) The 8273 enters an idle state until the next command is issued.

Modem Control Commands

The modem control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = bit set.

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

HDLC CONSIDERATIONS

The 8273 supports HDLC as well as SDLC, Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7 1s Abort character.

Recalling Figure 4a, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273 does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the A_1 or A_2 match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of the address field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)

Now let's move on to the SDLC loop configuration discussion.

Port	Command	Hex Code	Parameter	Reg
A Input	Read	tq.22strl s	None	Port Value
a or Flags	Read	23	None	Port Value
B Output	Set	- A3	Set Mask	None
e or Flags	Reset	63	Reset Mask	None

Figure 33. Modem Control Command Summary






Figure 34. Sample Receiver Timing Diagrams

LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.

The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multipoint configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop

protocol is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).

Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that \overline{TxC} and \overline{RxC} clocks are provided by the \overline{DPLL} output. The only clock required in the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both $32\times$ and $1\times$ clocks. (The $1\times$ is usually implemented by dividing the $32\times$ clock with a 5-bit divider. However, there is no synchronism requirement between these clocks so any convenient implementation may be used.)




Figure 35. Sample Transmitter Timing Diagrams






Figure 36. SDLC Loop Application

A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (End-of-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven 1s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted, the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller 1s. Notice that the final zero of the response's closing flag plus the repeated 1s from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.

Back at the controller, after the polling frame has been transmitted and the continuous 1s started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLL to lock after an all 1s line has occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is gener-

ated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all 1s. An EOP is formed by the last flag and the first 7 1s. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag Stream mode, idling the loop, or to transmit the next frame. A flowchart of this sequence is shown in Figure 37.





Figure 37. Loop Controller Flowchart

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees an EOP character, any transmit command is queued until an EOP is received. Thus whenever the secondary wishes to transmit a response, a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next downloop station. These actions happen automatically after a Loop Transmit command is issued.

When the secondary wants its receiver enabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary's processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.

AP-36






Figure 38. Loop Secondary Flowchart

When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus uploop data is simply passed down-loop with no delay; however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new online" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.




Figure 39. Loop Interface

APPLICATION EXAMPLE

This section describes the hardware and software of the 8273/8085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass. and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.




Figure 40. Raytheon Block Diagram

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O pins, plus

two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timer devices. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 8237/8085 system is interrupt-driven and uses DMA for all data transfers supervised by an 8257 DMA Controller. A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8251A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 interface.) Two 2142 1K x 4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers,

of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Centroller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point coufigurations. No attempt was roade to implement any higher protocol software over that of the poll and poll feation of the 8273 implementation. As testimony to be the ease of use of the 8273, the system worked on the feater of the system worked on the




Figure 49, Raythoon Block Diagram

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O oins, plus

plus miscellaneous variables are stored in the 8155s.) The RS-232 interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.


Also note that only one 8205 Decoder is used for both peripheral and memory Chip Select. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)



Floure 38, Loop Secondary Flowchart

When an off-line secondary wishes to come on-line, in must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus upopulate is simply passed down-loop with no delay; loop data is simply passed down-loop with no delay; loop. To come on-line, the secondary is initialized with loop, the DOF interrept mode set. The up-loop data is shen monitored until an EOF occurs. At this point, the secondary's CPU is interrupted with an EOF interrupt. This signals the CPU to set One Bit Dotay mode in the SE273 and then to set Port low (serive). These actions switch the secondary's one bit delay into the loop, Since after the EOF only is are traversing the loop, no loop after the EOF, captures the loop, and inserts a "new onext EOF, captures the loop, and inserts a "new onext EOF, captures the secondary now waits for the secondary receives its signals the controller that a new secondary receives its acknowledgement, the morant secondary receives its acknowledgement, the morant secondary receives its acknowledgement, the morant



intel

The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The SDK-85 monitor allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085's internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a two-character code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a "-" and user inputs are underlined.

The "SO 05" implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. "SS 01" sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes (B $_0$ = 00, B $_1$ = 01). The "TF" command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122. The "TF" command has a special format. The L $_0$ and L $_1$ parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modem protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the 0DH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt's trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The E0H indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 (R_0 , R_1) results show that there are 3H bytes of information field received. The remaining two results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.




Figure 43. Sample 8273 Monitor I/O

Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed. LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine.

DISPLY determines the source of the undisplayed results by testing the first result. This first result is not necessarily the interrupt result code. If this result is OCH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.






Figure 44. Main Status Poll Loop




Figure 45. DISPLY Subroutine




Figure 46. GETCMD Subroutine




Figure 47. TF Subroutine








Figure 48. TxPOL Subroutine




Figure 49. COMM Subroutine with Command Buffer Format




Figure 50. Txl (Transmitter Interrupt) Routine

If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR—General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as L₀, L₁. The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If the Poll-Response mode is selected, the prompt character is changed to a '+'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '+'. If the prompt is normal '-', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.




Figure 51. RxI (Receiver Interrupt) Routine

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, TxI, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overfill, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the TxI/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, RxI, is only slightly more complex. As in TxI, the registers are saved and the possibility of overfilling the result buffer is examined. If the result buffer is not full, the results are read from RxI/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 8273/8085 system design.


CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored and an 8273/8085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.



APPENDIX A

```
ASMRA -F1 - RAYT73 SRC
ISIS-II 8080/8085 MACRO ASSEMBLER, X108 MODULE PAGE 1
           SEQ SOURCE STATEMENT
 LOC OBT
              1 $NOPAGING MOD85 NOCOND
              2 TRUE EQU 00H ; 00 FOR RAYTHEON
 9999
              9999
                                    FF FOR LOOP RESPONSE
              6 DEM EQU 00H ;00 FOR NO DEMO ;FF FOR DEMO
 0000
              8:
              10 ; GENERAL 8273 MONITOR WITH RAYTHEON POLL MODE ADDED
             11; 4 SCHMON REP SEEN; HEE USE THOMP TO 17; 5 SCHMON REP SEEN; HEEP USE THOMP HE
              19 ; COMMAND SUPPORTED ARE: RS - RESET SERIAL I/O MODE
                          SS - SET SERIAL I/O MODE
              20;
              21;
                          RO - RESET OPERATING MODE
                    SO - SET OPERATING MODE
              22;
              23;
                          RD - RECEIVER DISABLE
GR - GENERAL RECEIVE
             24;
                              RB - RESET ONE BIT DELAY (PAR = 7F)
                               SB - SET ONE BIT DELAY (PAR = 80)
             31 ;
              72:
                               SL - SELECTIVE LOOP RECEIVE
              33 ;
                        TL - TRANSMIT LOOP
              34; Z - CHANGE MODES FLIP/FLOP
              38 ;
              39 ; *****************************
              40 ; ...
              41 ; NOTE: 'SET' COMMANDS IMPLEMENT LOGICAL 'OR' FUNCTIONS
              42 ; "RESET' COMMANDS IMPLEMENT LOGICAL 'AND' FUNCTIONS
              43 ;
           44 ; ***************************
             45 ;
   46 BUFFERED MODE MUST BE SELECTED WHEN SELECTIVE RECEIVE IS USED.
             48 ; COMMAND FORMAT IS: 'COMMAND (2 LTRS)' 'PAR. #1' 'PAR. #2' ETC.
              49;
             50 ; THE TRANSMIT FRAME COMMAND FORMAT IS: "TF" "A" "C" "BUFFER CONTENTS".
             51; NO LENGTH COUNT IS NEEDED. BUFFER CONTENTS IS ENDED WITH A CR.
             52;
             54 :
             55 ; POLLED MODE: WHEN POLLED MODE IS SELECTED (DENOTED BY A '+' PROMPT), IF
                                                                        611001-45
```



SE : POLLED MORE: MEEN POLLED MORE IS SELECTED COGNOTED BY R '*' RICAPTI. IF



```
118 ; 8251A EQUATES
                119;
                                  89H ; CONTROL WORD REGISTER
89H ; STATUS REGISTER
88H ; TX DATA REGISTER
9989
                120 CNTL51 EQU
0089
                121 STAT51 EQU
0088
                122 TXD51 EQU
                                  88H ;RX DATA REGISTER
9988
                123 RXD51 EQU
                                              , MODE 16X, 2 STOP, NO PARITY
00CE
                124 MDE51 EQU
                                  OCEH
                125 CMD51 EQU 27H ; COMMAND, EMBLE TXARX
126 RDY EQU 92H ; RXRDY BIT
127 ;
128 ; MONITOR SUBROUTINE EQUATES
129 ;
0027
9992
                                  961FH ; GET CHR FROM KEYBOARD, ASCII IN CH
                130 GETCH EQU
                                  861FH ;GET CHR FROM KEYBOARD, ASCII IN CH

95F8H ;ECHO CHR TO DISPLAY

975EH ;CHECK IF VALID DIGIT. CARRY SET IF VALID

95B8H ;CONVERTS ASCII TO HEX

95E8H ;DISPLAY CR. HENCE LF TOO

96C7H ;CONVERT BYTE TO 2 ASCII CHR AND DISPLAY
05F8
                131 ECHO EQU
975E
                132 VALDG FOU
0588
                133 CNVBN EQU
05EB
                134 CRLF
                          EQU
96C7
                135 NMOUT EQU
                                 2000H ; STACK START
03H ; CMTL-C EQUIVALENT
0008H ; MONITOR
                136 ;
                137 ; MISC EQUATES
                138 :
2000
                139 STKSRT EQU
0003
                140 CNTLC EQU
                                  2000H ; STRRT OF COMMIND BUFFER
2020H POLL MOOF COMMIND BUFFER
8000
                141 MONTOR EQU
                142 CMDBUF EQU
2000
2020
                143 CMDBF1 EQU
                                                POLL MODE SPECIAL TX COMMAND BUFFER
                                  9DH
                                  9DH ; ASCII CR
9AH ; ASCII LF
28D4H ; RST7. 5 JUMP ADDRESS
0000
                144 CR
                           EQU
                145 LF
999A
                           EQU
2904
                146 RST75 EQU
                                  20CEH
                                                RST6. 5 JUMP ADDRESS
20CE
                147 RST65
                          EQU
                                        RESULT BUFFER LOAD POINTER STORAGE
                148 LDADR EQU
2010
                                  2010H
                149 CNADR
                                  2013H
                                                RESULT BUFFER CONSOLE POINTER STORAGE
2913
                           FOU
                                  2013H RESULT BUFFER CONSOLE POINTER STORAGE
2000H RESULT BUFFER START - 255 BYTES
93H SAMM-P CONTROL CODE
11H RR(0)-P CONTROL CODE
73H SNSA-F CONTROL CODE
2899
                150 RESBUF EQU
0093
                151 SNRMP
                          EQU
                152 RROP
0011
                           EQU
0073
                153 NSAF
                           EQU
                                                ; RR(0)-F CONTROL CODE
9911
                154 RR0F
                           EQU
                                  11H
                                  2015H ; PRMPT STORAGE
2015
                155 PRMPT
                           FOU
                                  2016H ; POLL MODE SELECTION INDICATOR
2016
                156 POLIN
                           EQU
                                  2027H ; DEMO MODE INDICATOR
2827
                157 DEMODE EQU
                161 ;
                2010-2011
                                         RESULT BUFFER LORD POINTER
                168;
                169;
                           2013-2014
                                         RESULT BUFFER CONSOLE POINTER
                                         PROMPT CHARACTER STORAGE
                170 ;
                           2015
                171 ;
                           2016
                                         POLL MODE INDICATOR
                172;
                           2017
                                         BAUD RATE LSB FOR SELF-TEST
                                         BAUD RATE MSB FOR SELF-TEST
SPARE
                173 ;
                           2018
                177;
                           2019
                           2020-2026
                179;
                                         RESPONSE COMMAND BUFFER FOR POLL MODE
                180 ;
                           2800-28FF
                                         RESULT BUFFER
                181 ;
                611001-47
```

```
184 ; PROGRAM START
              185 ;
              186 ; INITIALIZE 8253, 8257, 8251A, AND RESET 8273.
              187 ; ALSO SET NORMAL MODE, AND PRINT SIGNON MESSAGE
              188;
                     ORG 899H 3 321 3 331
0800
              189
              190
              191 START: LXI
0800 310020
                             SP, STKSRT ; INITIALIZE SP
0803 3E36
              192
                       MYI
                             A. MOCNTO
                                         ; 8253 MODE SET
                             MODE53
                                         ; 8253 MODE PORT
0805 D39B
              193
                                     ; 8253 MODE PORT
; GET 8273 BAUD RATE LSB
                             LKBR1
9897 381729
              194
                       LDA
                             CNT053 USING COUNTER 0 AS BAUD RATE GEN
080A D39C
              195
                       OUT
                             LKBR2 ; GET 8273 BUAD RATE MSB
080C 3A1820
              196
                       LDA
080F D39C
             197
                       OUT
                             CNT053 ; COUNTER 0
                             RXDMA ; INITIALIZE 8257 RX DMA CHANNEL
0811 CD1A0B
              198
                       CALL
0814 CD350B
              199
                       CALL
                             TXDMA ; INITIALIZE 8257 TX DMA CHANNEL
                             A. 01H ; OUTPUT 1 FOLLOMED BY A 0
0817 3E01
              200
                       MYI
                                         ; TO TEST MODE REGISTER
0819 D392
              201
                       OUT
                             TEST73
                                         ; TO RESET THE 8273 2378.00 0218.502
081B 3E00
              202
                             A, 00H
081D D392
              203
                       OUT
                             TEST73
                             A. '-' NORMAL MODE PROMPT CHR
081F 3E2D
              204
                       MVI
                             PRMPT ; PUT IN STORAGE
0821 321520
              205
                       STA
0824 3E00
              206
                       MVI
                             A, BOH TX POLL RESPONSE INDICATOR
              207
                             POLIN ; 8 MEANS NO SPECIAL TX
9826 321629
                       STA
                                   CLEAR DEMO MODE
0829 322720
              208
                             DEMODE
082C 21A30C
              212
                       LXI
                             H, SIGNON SIGNON MESSAGE ADR
                             TYMSG DISPLAY SIGNON
082F CD920C
                       CALL
              213
              214;
              215 ; MONITOR USES JUMPS IN RAM TO DIRECT INTERRUPTS
             216 ; ....
              217
9832 21D429
                       LXI
                             H. RST75 ; RST7. 5 JUMP LOCATION USED BY MONITOR
0835 01000C
              218
                       LXI
                             B. RXI ; ADDRESS OF RX INT ROUTINE
                           M. 0C3H
                                    ; LOAD 'JMP' OPCODE
0838 3603
              219
                       MVI
                             H ; INC POINTER
9839 23
              229
                       TNX
083B 71
              221
                       MOY
                           M. C ; LOAD RXI LSB
                           H ; INC POINTER
M. B ; LOAD RXI MSB
083C 23
              222
                       INX
                                    LOAD RXI MSB
083D 70
              223
                       MOV
                             H. RST65 ; RST6. 5 JUMP LOCATION USED BY MONITOR
083E 21CE20
              224
                       LXI
0841 01CE0C
              225
                       LXI
                           B. TXI ADDRESS OF TX INT ROUTINE
0844 36C3
             226
                       MYI
                             M, 0C3H
                                         ; LOAD 'JMP' OPCODE
0846 23
                             H ; INC POINTER
              227
                       INX
                                  LOAD TXI LSB
0847 71
              228
                       YOM
                             M, C
                                         ; INC POINTER
0848 23
             229
                       INX
                             Н
                             M. B
0849 70
              230
                       MOV
                                    GET SET TO RESET INTERRUPTS
084A 3E18
             231
                       MVI
                             A. 18H
084C 30
             232
                       SIM
                                    RESET INTERRUPTS
984D FB
             233
                       EI
                           ENABLE INTERRUPTS
              234 ;
              235 ; INITIALIZE BUFFER POINTER
              236;
              237;
                           H. RESBUF SET RESULT BUFFER POINTERS
084E 210028
              238
                       LXI
                       SHLD
                             CNADR
R851 22132R
              239
                                         RESULT CONSOLE POINTER
                   SHLD LDADR ; RESULT LOAD POINTER
0854 221020
              248
              241 ;
             242 ; MAIN PROGRAM LOOP - CHECKS FOR CHANGE IN RESULT POINTERS, USART STATUS,
             243 ; OR POLL STATUS
                                                                                  611001-48
```

		HINGS YOU LEGELLEY				BETALD MODE	
0857 CDEB05	245 CMDREC:		DISPLAY CR				
085A 3A1520			GET CURRENT PROMP				
0850 4F			MOVE TO C				
985E CDF895			DISPLAY IT				
0861 2A1320	249 LOOPIT:		GET CONSOLE POINT				
9864 7D	250	MOY AL COSSESSION DE	; SAVE POINTER LSB				
0865 2A1020	251	LHLD LDADR	GET LOAD POINTER				
6868 BD	252	CMP L assessed 22	SAME LSB?				
0869 C2390A	253	JNZ DISPY	; NO, RESULTS NEED	DISPLAY	'ING		
086C DB89	259	IN STATS1	; YES, CHECK KEYBOR	ARD -			
086E E602	260	ANI RDY	CHR RECEIVED?				
0870 C27D08	261		MUST BE CHR 50 GC	GET IT			
0873 3R1620	262		GET POLL MODE STA				
0876 A7	263		; IS IT 0?				
0877 C24C09			; NO, THEN POLL OCC				
087A C36108			; YES, TRY AGAIN				
	266 ;	TRANSPORT AND A					
	267 ;	MINCH AND THE BOBIN					
		RECOGNIZER ROUTINE			123		
	269 ;						
	270 ;	SETUP FOR COMPINE		LING			
987D CD1F06	271 GETCMD:	COLL CETCH	CET CUD 8.8				
			GET CHR			\$25H 2098	
0880 CDF805		CALL ECHO	; ECHO IT	- 27			
0883 79		MOV ME A COT MODELIE	SETUP FOR COMPARE	310			
0884 FE52			; R?				
9886 CAAF98		JZ ROWN TX31 T30	GET MORE				
9889 FE53		CPI 'S' TI GROBI	; 5? OKOB				
088B CAD708		JZ SDNN	GET MORE	VCBI			
088E FE47			; G?				
0890 CAFF08		JZ GDWN	GET MORE			98350 CH288	
0893 FE54			; T?				
0895 CA0E09		JZ TOWN (1999) TO	GET MORE				
0898 FE41		CPI A'A'	; A?		344		
089A CA2209			GET MORE				
089D FE5A	284	CPI 'Z'940 TIGHT TEE	; Z? HOTED				
089F CA3109			; YES, GO CHANGE MO	DE IS			
08R2 FE03	290	CPI CNTLC	; CNTL-C? 8.8				
08A4 CA0800	291	IZ MONTOR	EXIT TO MONITOR		249		
98A7 9E3F	292 ILLEG:	WI C, '?'	PRINT ?				
08A9 CDF805	293	CALL ECHO	DISPLAY IT				
08AC C35708	294		; LOOP FOR COMMAND				
	295	DE PROPET CHR AS INDICAR					
08AF CD1F06	296 RDWN:	CALL GETCH	GET NEXT CHR				
9882 CDF895	297	CALL ECHO	ECHO IT				
0885 79		10V A, C					
9886 FE4F		PI '0'	; 0?				
98B8 CA5D99			RO COMMAND				
9888 FE53			; 5?				
0880 CA6709							
08C0 FE44		CPI (D'area a second	RS COMMAND				
08C2 CR7109		COMPANY STREET					
	10 227 00 00 00		RD COMMAND	90		SEMB C35788	
98C5 FE59			p?		367 54:	0943 3800	
08C7 CAD809			RP COMMAND				
08CA FE52		PI an'R'man anna-			369		
98CC CA9998		Z START OF MERCEN	START OVER			6943 C35788	
08CF FE42		PI 'B'	; B?				
08D1 CA7B09	310	Z RBCMD	RB COMMAND				

0804 C3A708	311	JMP ILLEG	; ILLEGAL, TRY AGA				
	312						
0807 CD1F06	313 SDWN:	CALL GETCH	GET NEXT CHR				
98DA CDF895	314	CALL ECHO	ECHO IT				
08DD 78	315	MOV A, B	SETUP FOR COMPAR	E			
' 08DE FE4F	316	CPI '0'	(3/80) (36) (0? AUSE)	1341			
08E0 CAA609	317		; SO COMMAND				
00E3 FE53	318	CPI 'S'	(5)				
88E5 CAB889	319	JZ SSCND	SS COMMEND	903			
		JZ 55UND	;R?				
08E8 FE52	250	CPI 'R'					
08EA CABA09	321) 2N CONSTEND				
08ED FE50	322	CPI 'P'					
08EF CRE209	323		; SP COMMAND				
08F2 FE42	324		1309 T30 ; B?				
08F4 CR8509	325		; SB COMMAND				
08F7 FE4C	326		ACENT AND IL?				
08F9 CR8F09	327	JZ SLOND	; SL COMMAND				
08FC C3A708	328	JMP ILLEG	ILLEGAL TRY AGA	IN			
00.0 02.1100	329	10000					
08FF CD1F06	330 GDWN:	CALL GETCH	GET NEXT CHR				
0902 CDF805	331						
			ECHO IT				
0905 78	332	MOV A.B	SETUP FOR COMPARI	130			
8986 FE52	333	CPI 'R'	iR?				
0908 CAC409	334	JZ GRCMD	GR COMMAND				
090B C3A708	335	JMP ILLEG	; ILLEGAL, TRY AGA:	IN			
	336						
090E CD1F06	337 TOWN:	CALL GETCH	GET NEXT CHR			967000 3000	
0911 CDF805	338	CALL ECHO	; ECHO IT				
0914-78	339	MOV A, B	SETUP FOR COMPAR	E St.			
0915 FE46		CPI 'F'	;F?	190			
0917 CREC09		JZ TFCMD	; TF COMMIND				
891R FE4C		CPI 'L'	iL?				
091C CR9909			TL COMMEND				
091F C3R708			; ILLEGAL, TRY AGA!				
63TL C3UL00	1700		FILLEUML TRY HUM!	IM			
0000 00.000	345						
0922 CD1F06		CALL GETCH	GET NEXT CHR				
0925 CDF805			;ECHO IT				
0928 78		MOV A, B	; SETUP FOR COMPARE	E PRO			
0929 FE46	349		OT TIME IF?				
0928 CACE09	350	JZ AFCHD	; AF COMMAND				
092E C3A708	351	JMP ILLEG	; ILLEGAL, TRY AGAI	IN LIBO			
	352 ;						
			NSE - CHANGE PROMPT CHR AS 1	INDICATOR			
	354 ;		TAM TOUR TROIT ON TO				
0931 F3	355 CMODE:		DISABLE INTERRUPT				
0932 3R1520		LDA PRMPT	GET CURRENT PROME	DT T			
			HOOME MODEL	1		\$4.55 DESK	
0935 FE2D			; NORMAL MODE?		915		
0937 C24309			; NO, CHRINGE IT				
093A 3E2B		MVI A, '+'					
093C 321520		STA PRMPT	STORE NEW PROMPT				
893F FB	365	EI	; ENABLE INTERRUPTS				
0940 C35708	366	JMP CHOREC	RETURN TO LOOP				
0943 3E20		MVI A.'-'	; NEN PROMPT CHR				
0945 321520			STORE IT				
0948 FB		EI					
0949 C35708			RETURN TO LOOP	77			
0347 033106		JIII LIIUKEL	KETURN TO LOUP				
	371 ;						
	372 ;					68,82,60 - 7086	
						611001-50	



	373 ; TRANSMIT ANSWER_TO POLL SETUP 374 ; STANGER SETUP SUBJECT SETUP SU	
094C 3E00		
094E 321620		
094E 321620 0951 216108		
0954 E5	385 CHILD H. LOOPIT THE SETUP STACK FOR COMMAND OUTPUT	
0955 0604	386 PUSH H PUT RETURN TO CHOREC ON STACK	
	387 MVI B. 04H ; GET # OF PARAMETERS READY	
0957 212020 0958 C3FF08	388 LXI H. CMD8F1 ; POINT TO SPECIAL BUFFER 389 JMP COMM2 ; JUMP TO COMMAND OUTPUTER	
650H CSFF6H	200 Jan Cuma John 10 Command Collection	
	390 ; - 300 390 4 100 0 100 100 0 100 100 100 100 100	
	391; 047900 MR J TW CM MR	
	393 ; COMMAND IMPLEMENTING ROUTINES 394 ;	
	The same and produced the same and	
9950 9691	700 DOUND MUT D 044 4 OC DODONCTEDC	
095F 0E51	398 ROCND: MVI B.01H ; # OF PARAMETERS 399 MVI C.51H ; COMMAND	
0961 CDE50A		
	489 CALL COMM GET PARAMETERS AND ISSUE COMMAND	
0964 C35708	401 JMP CNDREC ; GET NEXT COMMAND 482 ;	
	403 ; RS - RESET SERTHL T/U MUDE CUMMHNU	
2007 2004	484; ENTITIONER TO BE HAD THE SHORE SAN AND HORE	
0967 0601	485 RSCND: MYI B, 81H ; # OF PARAMETERS 486 MYI C, 68H ; COMMAND	
0969 0E60	406 MVI C, 60H ; COMMAND	
096B CDE50A	497 CALL COMM GET PARAMETERS AND ISSUE COMMAND	
096E C35708	488 JMP CMDREC ; GET NEXT COMMAND	
	489;	
	410 ; RD - RECEIVER DISABLE COMMAND	
0074 0500	411 ; SETTINGFO ON 1 808 8 10W : 08080 808 . SEAR ACRD	
0971 0600	412 RDCND: MVI B, 80H # FRRMETERS	
0973 0EC5	413 MVI C, 9C5H COMMAND AND AREA COMMAND	
0975 CDE50A	414 CALL COMM ; ISSUE COMMAND	
0978 C35708	415 JMP CHOREC ; GET NEXT COMMAND	
	416 ; 417 ;RB - RESET ONE BIT DELAY COMMAND 418 ;	
	417 FRB - RESET UNE BIT DELMY CUMMIND	
097B 0601	418;	
097D 0E64	419 RBCND: MVI B. 01H ; 0 OF PARAMETERS 420 MVI C. 64H ; COMMAND	
097F CDE50A		
9982 C35708	421 CALL COMM ; GET PARAMETER AND ISSUE COMMAND 422 JMP CMDREC ; GET NEXT COMMAND	
6782 C33768		
	423 ; 424 ; SB - SET ONE BIT DELAY COMMAND	
0985 0601	425 ;	
	426 SBCMD. MVI B. 01H ; # OF PARAMETERS 427 MVI C. 094H ; COMMAND	
0987 0ER4 0989 CDE50A	427 RYL C, WHAN CULTURATION ON TOTAL COMMON TO	
098C C35708	428 CALL COMM ; GET PARAMETER AND ISSUE COMMAND 429 JMP CMDREC ; GET NEXT COMMAND	
6380 032488		
	430 ; ON CELECATIVE LOOP DECEMBER COMMOND	
	431 ; SL - SELECTIVE LOOP RECEIVE COMMAND 432 ;	
0000 0004	432 ; SASTERMAN OF DEPOMETEDES	
098F 0604	433 SLCND: MVI B, 04H STATE OF PARAMETERES	
0991 0EC2	434 MVI C. 9C2H ; COMMAND	
0993 CDE50A	435 CALL COMM GET PARAMETERS AND ISSUE COMMAND	
0996 C35708	435 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND 436 JMP CHOREC ; GET NEXT COMMAND 437 ;	
	470 TI TRONGNIT LOOD COMMOND	
	438 ; TL - TRANSMIT LOOP COMMAND	1

```
440 TLCMD: LXI H.CMDBUF ; SET COMMOND BUFFER POINTER
441 MVI B, 82H ; LORD PARAMETER COUNTER
442 MVI M, 80RH ; LORD COMMOND AND COMMOND COMMOND AND COMMOND AND COMMOND AND COMMOND AND COMMOND AND CO
0999 210020
099C 0602
                                                                       MVI M. OCAH ; LOAD COMMAND INTO BUFFER
099E 36CA
                                           443 LXI H, CNDBUF+2 ; POINT AT ADR AND CNTL POSITIONS
09A0 210220
                                           444 JMP TECNO1 ; FINISH OFF COMMAND IN TE ROUTINE
09A3 C3F609
                                         445 ;
446 ; SO - SET OPERATING MODE COMMAND
447 ;
448 SOCMD: MVI B. 81H ; © OF PARAMETERS
89A6 8681
                                                                                                            ; COMMAND
; GET PARAMETER AND ISSUE COMMAND
; GET NEXT COMMAND
                                           449 MVI C, 91H
0988 0E91
09AA CDE50A
                                           450
                                                                       CALL COMM
                                           451
                                                                     JMP CMDREC
09AD C35708
                                           452;
                                           453 ; SS - SET SERIAL I/O COMMAND
                                           454 ;
                                                                                                                               # OF PARAMETERS
0980 0601
                                           455 SSCMD: MVI
                                                                                          B, 01H
                                           456 MVI C. GROH ; COMMAND
9982 BEAR
                                                                       CALL COMM ; GET PARAMETER AND ISSUE COMMAND
0984 CDE50A
                                            457
                                           458 JMP CHOREC ; GET NEXT COMMAND
0987 C35708
                                                                       OURSE DEST TEST
                                           459 ;
                                           460 ; SR - SELECTIVE RECEIVE COMMAND
                                                                                                     - desant sen ort were 1254 - 587
                                           461;
                                                                                                                             ; OF PARAMETERS
09BA 0604
                                           462 SRCMD: MVI B, 04H
                                           463 MVI C.00LH ; COMMIND
464 CRLL COMM ; GET PARRMETERS AND ISSUE COMMIND
098C 0EC1
09BE CDE50A
                                           465 JMP CMDREC ; GET NEXT COMMAND
09C1 C35708
                                           466 ;
                                           467 ; GR - GENERAL RECEIVE COMMAND
                                           468 ;
                                                                                                                               ; NO PARAMETERS
89C4 8682
                                           469 GRCHD: MYI B, 02H
                                           470 MYI C. 808H ; COMMIND
471 CALL COMM ; ISSUE COMMIND
09C6 0EC0
                                          471 CALL COMM ; ISSUE COMMAND
472 JMP CHOREC ; GET NEXT COMMAND
473;
09C8 CDE50A
09CB C35708
                                                                                        ON TO DOLL TO STATE OF THE PARTY OF THE PART
                                           474 ; AF - ABORT FRAME COMMAND
                                           475 ;
09CE 0600
                                           476 AFCHD: MVI
                                                                                      B. 00H
                                                                                                                               ; NO PARAMETERS
                                          477 MVI C. OCCH ; COMMAND
0900 BECC
                                                                      CALL COMM ; ISSUE COMMAND
0902 CDE50A
                                           478
                                           479 JMP CHOREC ; GET NEXT COMMAND
0905 C35708
                                           480 ;
                                           481 ; RP - RESET PORT COMMAND
                                           482 :
                                                                                                                              # OF PARAMETERS
0908 0601
                                         483 RPCMD: MVI B, 81H ; 18 UP FIREMENTED
484 MVI C, 63H ; COMMIND
485 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
486 JMP CHOREC ; GET MEXT COMMAND
                                           483 RPCMD: MVI B. 01H
09DA 0E63
09DC CDE50A
090F C35708
                                           488 ; SP - SET PORT COMMAND
                                           489;
09E2 0601
                                                                                          B. 01H
                                                                                                                               # OF PARAMETERS
                                           490 SPCND: MVI
                                           491 MVI C. BASH ; COMMAND
09E4 0ER3
                                                                      CALL COMM GET PARAMETER AND ISSUE COMMAND
09E6 CDE50A
                                           492
                                          493 JMP CHOREC ; GET NEX COMMIND
09E9 C35708
                                           494 ;
                                           495 ; TF - TRANSMIT FRAME COMMAND
                                           496;
                                                                                                                                                                                                                                                 611001-52
```



Sec 218269						
891 3628 499 NVI N. 663HLORD OF PROMPETER COUNTER 891 3628 499 NVI N. 663HLORD COMPRES INTO BUFFER 896 72 1822 398 LXI N. CHORDER'S	2052 2122	20 407 95040		II OMBRUE	CET COMMON DUFFER DOTATED	
Sept 360.8 499 WI W. 869H JURD COMPRED INTO BIFFER 989 77 580 XT W. CARREST 989 789 989 8 155 179 989 787 989 787 989 787 989 789 989 8 155 179 989 789 989 989 0.000 980 0.000 0.				H, CHIDBUF	SET CUMMIND BUFFER PUINTER	
Section Sect			MAI	B, 02H	; LOAD PARAMETER COUNTER	
Section Sect		499	MVI	M OCSH	LOAD COMMAND INTO BUFFER	
SEF REP SEC	09F3 2102	20 500	LXI	ID CIRCOU . E	MANUAL III UNIV IIIAN CHAIR I CONTINUED	
### SPEC CARDON	09F6 78	501 TFCMD1	L: MOY	A, B	TEST PARAMETER COUNT	
### SPEC DATABLE PROFILE ### SPECIAL OF PRETINED ### SPECIAL OF RETURNED ### SPECIAL OF RETURN	09F7 A7	502	ANA	A Make The	; IS IT 0?	
### SPEC DATABLE PROFILE ### SPECIAL OF PRETINED ### SPECIAL OF RETURNED ### SPECIAL OF RETURN	89F8 CR87	19A 503	JZ	TBUFL	; YES, LOAD TX DATA BUFFER	
### 11.65 J.C. LILEGY J.C. RETURNED ### 23 596 INK H J.INC COMPREND BEFER POINTER ### 377 588 MOV M. A J.C. LOD PROWHETER COUNTER ### 318 MOV M. A J.C. LOD PROWHETER COUNTER ### 318 J.C. LOD TX DATA BUFFER POINTER ### 319 J.C. LOD TX DATA BUFFER POINTER ### 4060 CS S3 TBEFEL PUSH B SOME PROWHETER COUNTER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S3 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S4 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S4 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S4 TBEFEL PUSH B SOME PROWHETER ### 6060 CS S4 TBEFEL PUSH B SECTIONE BYTE COUNTER ### 6060 S4 TBEFEL PUSH B SECTIONE BYTE COUNTER ### 6060 S4 TBEFEL PUSH B SECTIONE BYTE COUNTER ### 6060 S4 TBEFEL PUSH SECTIONE BYTE COUNTER ### 6060 S50 TSGOC DIT PUSH SECTIONE BYTE COUNTER ### 6060						
9881 23 596 INK H ; INC COMPAND BUFFER POINTIER 9892 77 588						
GREAT Sept						
PART SAB						
BRIGHT START STA						
9697 219899 511 TBUFL: LXI H.TYSUF ; LORD TX DATA BUFFER POINTER 9696 010909 512 LXI B.80809H ; CLERR BC - BYTE COUNTER 9696 COYONG 513 TBUFL: PUSH B : SAVE BYTE COUNTER 9696 COYONG 514 CMLL PRATIN ; SET DATE ILLES PROPRIETER 9614 177 516 MOV H. A ; LORD DATE BYTE LINTO BUFFER 9614 77 516 MOV H. A ; LORD DATE BYTE LINTO BUFFER 9615 22 517 INX H ; INC BUFFER POINTER 9615 23 517 INX H ; INC BUFFER POINTER 9614 C3 518 POP B ; RESTORE BYTE COUNTER 9614 C30098 529 JPP TBUFL: ; SET NEXT DATE 9614 C30098 529 JPP TBUFL: ; SET NEXT DATE 9618 C30098 529 JPP TBUFL: ; SET NEXT DATE 9620 C1 523 POP B ; RESTORE B TO SAVE STRICK 9620 C1 523 POP B ; RESTORE B TO SAVE STRICK 9622 C13708 524 JPP ILLEG ; LLLEGAL CAR CR? 9624 C1 523 POP B ; RESTORE B TO SAVE STRICK 9625 2141249 526 LXI H.CMBUFF-1; POINT INTO COMPINIO BUFFER 9628 214 527 MOV H.C ; STORE BYTE COUNTER 9629 23 528 JINX H ; INC POINTER 9629 623 528 JINX H ; INC POINTER 9629 624 529 MOV H.C ; STORE BYTE COUNT INTO BUFFER 9628 6694 530 MY I B ; BASH ; JORD PROPRIETER: COUNT INTO BUFFER 9628 6694 530 MY I B ; STORE BYTE COUNT INTO BUFFER 9628 6694 530 MY I B ; PUSH ONCE 9638 C5 532 PUSH B ; PUSH ONCE 9638 C5 532 PUSH B ; PUSH ONCE 9638 C5 534 PUSH B ; PUSH IT SO CHOOLED CAN USE IT 537 SUPH COUNTER OF THIS ROUTINE 9639 6695 544 LILL M.FRET ; JEET RETURN FOR FOR THIS ROUTINE 9639 C35708 535 TPET: JMP CMOOLT ; ISSUE COMPIND 1538 PUSH IT SO CHOOLED CAN USE IT 9641 FOR THIS ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MEEN LORD AND CONSOLE 9642 FOR THE SAVE OF THE SAVE OF THE SAVE IT 9643 POINTERS RED DIFFERENT. 9643 POINTERS RED DIFFERENT. 9644 FOR THE SAVE OF THE SAVE OF THE SAVE IT 9645 FOR THE SAVE OF THE SAVE OF THE SAVE IT 9645 FOR THE SAVE OF THE SAVE OF THE SAVE IT 9646 FOR THE SAVE OF TH						
Ref 218888	0R04 C3F6		JMP			
BROWN B100000 S12		510				
### BRIDE CONDORS 514 CALL PARIN	9997 2199	80 511 TBUFL	LXI	H, TXBUF	LOAD TX DATA BUFFER POINTER	
### BRIDE CONDORS 514 CALL PARIN	989A 9199	99 512	LXI	B, 0000H	CLEAR BC - BYTE COUNTER	
### BRIDE CONDORS 514 CALL PARIN	999D C5	513 TRUEL 1	- PUSH	PUBA AND TRANSPORTED	SAVE BYTE COUNTER	
### BALL PALLEGH ### BALLEGH ### BALL PALLEGH ### BALLEGH ### BALL						
RR21 C3R708 524		ON 545	TO	LINTH .	MOUDE END TE TILEGO	
GR21 C3R708 524		On 313	JU	ENDUNK	THITDE END IT ILLEUM.	
GR21 C3R708 524		516	MOA	M. A	LOND DATH BYTE INTO BUFFER	
GR21 C3R708 524		517	INX	STIPPO TARRES BE	; INC BUFFER POINTER	
RR21 C3R708 524	0R16 C1	518	POP	8 TO 1 THE TO	RESTORE BYTE COUNTER	
RR21 C3R708 524	9A17 93	519	INX	BY MARK BUT BY	; INC BYTE COUNTER	
RR21 C3R708 524	0A18 C30C	OR 520	JMP	TBUFL1	GET NEXT DATA	
GR21 C3R708 524		521 ENDCH	C. CPI	CR	RETURNED ILLEGAL CHR CR?	
GR21 C3R708 524		99 522	17	TRHEE	VEC. THEN TY RIFFED FILL	
GR21 C3R708 524		502	DOD	D.	DECTABLE D TO COME CTOCK	
9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9830 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL 9832 C5 534 PUSH B ; PUSH IT SO OPPOUT CRN USE IT 9833 C3FB88 535 JMP CHOOLT ; ISSUE COMMEND 9836 C35788 536 TFRET: JMP CHOREC ; GET NEXT COMMEND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MHEN LORD AND CONSOLE 540 ; POINTERS RRE DIFFERENT. 541 ; 542 ; 9839 1685 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9838 281329 544 LHLD CHARD ; GET CONSOLE POINTER 9838 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9840 E61F 547 RNI 1FH ; LIMIT TO RESULT CODE 9844 PROSON 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 C0920C 550 TXSORC: LXI H.TXINSG ; TX INT MESSAGE 9846 C0920C 551 CALL NMOUT ; CONVERT AND DISPLAY		J23	THE	TILEO.	KESTURE B TO SHIPE STRUK	
9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9830 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL 9832 C5 534 PUSH B ; PUSH IT SO OPPOUT CRN USE IT 9833 C3FB88 535 JMP CHOOLT ; ISSUE COMMEND 9836 C35788 536 TFRET: JMP CHOREC ; GET NEXT COMMEND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MHEN LORD AND CONSOLE 540 ; POINTERS RRE DIFFERENT. 541 ; 542 ; 9839 1685 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9838 281329 544 LHLD CHARD ; GET CONSOLE POINTER 9838 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9840 E61F 547 RNI 1FH ; LIMIT TO RESULT CODE 9844 PROSON 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 C0920C 550 TXSORC: LXI H.TXINSG ; TX INT MESSAGE 9846 C0920C 551 CALL NMOUT ; CONVERT AND DISPLAY		08 524	JIN	ILLEG MAN	FILLEUPL CHK	
9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9830 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL 9832 C5 534 PUSH B ; PUSH IT SO OPPOUT CRN USE IT 9833 C3FB88 535 JMP CHOOLT ; ISSUE COMMEND 9836 C35788 536 TFRET: JMP CHOREC ; GET NEXT COMMEND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MHEN LORD AND CONSOLE 540 ; POINTERS RRE DIFFERENT. 541 ; 542 ; 9839 1685 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9838 281329 544 LHLD CHARD ; GET CONSOLE POINTER 9838 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9840 E61F 547 RNI 1FH ; LIMIT TO RESULT CODE 9844 PROSON 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 C0920C 550 TXSORC: LXI H.TXINSG ; TX INT MESSAGE 9846 C0920C 551 CALL NMOUT ; CONVERT AND DISPLAY		525 TBUFFL	.: PUP	BUSINESS OF THE	RESTURE BYTE COUNTER	
9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9828 9694 539 MVI B. 94H ; LORD PARRITER COUNT INTO B 9830 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL 9832 C5 534 PUSH B ; PUSH IT SO OPPOUT CRN USE IT 9833 C3FB88 535 JMP CHOOLT ; ISSUE COMMEND 9836 C35788 536 TFRET: JMP CHOREC ; GET NEXT COMMEND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MHEN LORD AND CONSOLE 540 ; POINTERS RRE DIFFERENT. 541 ; 542 ; 9839 1685 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9838 281329 544 LHLD CHARD ; GET CONSOLE POINTER 9838 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9840 E61F 547 RNI 1FH ; LIMIT TO RESULT CODE 9844 PROSON 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 DR6208 549 JC RKSORC ; CARRY, THEN RX SOURCE 9844 C0920C 550 TXSORC: LXI H.TXINSG ; TX INT MESSAGE 9846 C0920C 551 CALL NMOUT ; CONVERT AND DISPLAY		.20 526	LXI	H, CMDBUF+1	; POINT INTO COMMAND BUFFER	
9828 9694 539 MVI B. 94H ; LORD PARRIEDER COUNT INTO B 9828 9694 531 LXI H. TFRET ; GET RETURN ADR FOR THIS ROUTINE 9839 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL 9832 C5 534 PUSH B ; PUSH IT SO OPPOUT CAN USE IT 9832 C3F 584 PUSH B ; PUSH IT SO OPPOUT CAN USE IT 9833 C3F888 535 JMP CHOOLT ; ISSUE COMMAND 9836 C35788 536 TFRET: JMP CHOREC ; GET NEXT COMMAND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER MHEN LORD AND CONSOLE 540 ; POINTERS RIVE DIFFERENT. 541 ; 542 ; 9839 1685 543 DISPY: NVI D. 85H ; D IS RESULT COUNTER 9838 281320 544 LHLD CHARD ; GET CONSOLE POINTER 9832 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9840 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9844 PRO20R 549 JC RISSORC ; CARRY, THEN RX SOURCE 9844 PRO20R 549 JC RISSORC ; CARRY, THEN RX SOURCE 9844 DR220R 550 DISPY2: POP H ; RESTOR CONSOLE POINTER 9840 C0920C 551 CALL TYMSG ; TX INT MESSAGE 9840 C0920C 551 CALL TYMSG ; TX INT MESSAGE 9841 CDC20F 553 DISPY2: POP H ; RESTOR CONSOLE POINTER 9845 E 553 DISPY2: POP H ; RESTOR CONSOLE POINTER 9846 CDC20F 551 CALL TYMSG ; TX INT MESSAGE 9847 CDC20F 553 DISPY2: POP H ; RESTOR CONSOLE POINTER	0R28 71	527	MOV	M.C TA THIS	STORE BYTE COUNT LSB	
9828 9694 539 MVI B. 94H ; LORD PARAMETER COUNT INTO B 9828 9694 539 MVI B. 94H ; LORD PARAMETER COUNT INTO B 9830 C5 532 PUSH B ; PUSH ONCE 9831 E3 533 XTHL ; PUT RETURN ON STACK 9832 C5 534 PUSH B ; PUSH IT SO OMBOUT CRN USE IT 9833 C3FB88 535 JMP CMDOUT ; ISSUE COMMEND 9836 C35788 536 TFRET: JMP CMDREC ; GET NEXT COMMEND 537 ; 538 ; 539 ; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER HHEN LORD AND CONSOLE 540 ; POINTERS RRE DIFFERENT. 541 ; 541 ; 542 ; 9839 1685 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9838 281320 544 LHLD CMARD ; GET CONSOLE POINTER 9838 E5 545 PUSH H ; SAYE IT 9837 7E 546 MOV R. M ; GET RESULT IC 9848 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9844 PROSONE 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9844 PROSONE 549 JC RXSORC ; CARRY, THEM RX SOURCE 9844 DRESON 559 TXSORC: LXI H.TXIMSG ; TX INT MESSAGE 9847 C0290C 551 CALL TYMSG ; DISPLY IT 9848 E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER	0A29 23	528	INX	H was marked	; INC POINTER	
0833 C3FB08	9R2R 79	529	MOV	M. B	STORE BYTE COUNT MSB	
0833 C3FB08	982B 9694	530	MVT	R. 04H	:LORD PARAMETER COUNT INTO 8	
0833 C3F898		99 574	IVI	H. TERET	GET PETIEN BOD FOR THIS POLITINE	
0833 C3FB08		572	DIICH	D	DICH ONCE	
0833 C35888 535		225	LAGIN	D 300 150 0	PUT DETUDI ON CTOCK	
0833 C35888 535		533	XIML	35 794	PUT RETURN ON STHUK	
537; 538; 539; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER HHEN LOAD AND CONSOLE 540; POINTERS ARE DIFFERENT. 541; 542; 9R39 1695 543 DISPY: RVI D. 95H ; D IS RESULT COUNTER 9R38 2A1320 544 LHLD CNRDR ; GET CONSOLE POINTER 9R38 E5 545 PUSH H ; SAWE IT 9R3F 7E 546 MOV R. M ; GET RESULT IC 9R40 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9R42 FEBC 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9R44 DAG28A 549 JC RXSORC ; CARRY, THEN RX SOURCE 9R44 DAG28C 550 TXSORC: LXI H. TXINSG ; TX INT MESSAGE 9R4A CD928C 551 CALL TYWSG ; DISPLAY IT 9R4F CD 553 DISPY2: MOV R. M ; GET RESULT GET RESTORE CONSOLE POINTER 9R4F 7E 553 DISPY2: MOV R. M ; GET RESULT 9R4F CDC786 554 CALL NMOUT ; CONVERT AND DISPLAY		937	1.0211			
537; 538; 539; ROUTINE TO DISPLAY RESULT IN RESULT BUFFER HHEN LOAD AND CONSOLE 540; POINTERS ARE DIFFERENT. 541; 542; 9R39 1695 543 DISPY: RVI D. 95H ; D IS RESULT COUNTER 9R38 2A1320 544 LHLD CNRDR ; GET CONSOLE POINTER 9R38 E5 545 PUSH H ; SAWE IT 9R3F 7E 546 MOV R. M ; GET RESULT IC 9R40 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9R42 FEBC 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9R44 DAG28A 549 JC RXSORC ; CARRY, THEN RX SOURCE 9R44 DAG28C 550 TXSORC: LXI H. TXINSG ; TX INT MESSAGE 9R4A CD928C 551 CALL TYWSG ; DISPLAY IT 9R4F CD 553 DISPY2: MOV R. M ; GET RESULT GET RESTORE CONSOLE POINTER 9R4F 7E 553 DISPY2: MOV R. M ; GET RESULT 9R4F CDC786 554 CALL NMOUT ; CONVERT AND DISPLAY	OR33 C3FE			CMDOUT	; ISSUE COMMAND	
537 538 539 ROUTINE TO DISPLAY RESULT IN RESULT BUFFER WHEN LOAD AND CONSOLE 540 POINTERS ARE DIFFERENT. 541 542 6939 1695 543 DISPY: MVI	0A36 C357	'08 536 TFRET	JMP	CMDREC	GET NEXT COMMAND	
S39 ROUTINE TO DISPLAY RESULT IN RESULT BUFFER WHEN LOAD AND CONSOLE						
539 ; ROUTINE TO DISPLBY RESULT IN RESULT BUFFER WHEN LOAD AND CONSOLE 540 ; POINTERS ARE DIFFERENT. 541 ; 542 ; 9R39 1695 543 DISPY: MVI D. 85H ; D IS RESULT COUNTER 9R38 2A1320 544 LHLD CMOR ; GET CONSOLE POINTER 9R3E E5 545 PUSH H ; SAVE IT 9R3F 7E 546 MOV A.M ; GET RESULT IC 9R40 E61F 547 ANI 1FH ; LINIT TO RESULT CODE 9R44 PR620F 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9R44 PR620F 549 JC RXSORC ; CARRY, THEN RX SOURCE 9R47 21C38C 558 TXSORC: LXI H.TXIMSG ; TX INT MESSAGE 9R4A CD928C 551 CALL TYMSG ; DISPLY IT 9R4E CD528 DISPY2: POP H ; RESTORE CONSOLE POINTER 9R4F CD5786 554 CALL NMOUT ; CONVERT AND DISPLRY		538 ;				
544 ; FORTHERS RIKE DIFFERENT. 541 ; 542 ; 6839 1685 543 DISPY: RVI D. 05H ; D IS RESULT COUNTER 6938 281320 544 LHLD CNRDR ; GET CONSOLE POINTER 6938 ES 545 PUSH H ; SAVE IT 6937 7E 546 MOV R. M ; GET RESULT IC 6948 E61F 547 ANI 1FH ; LINIT TO RESULT CODE 6942 FEBC 548 CPI OCH ; TEST IF RX OR TX SOURCE 6944 0P620R 549 JC RXSORC ; CRRRY, THEN RX SOURCE 6944 0P620R 549 JC RXSORC ; CRRRY, THEN RX SOURCE 6944 0P620R 550 TXSORC: LXI H.TXIMSG ; TX INT MESSAGE 6948 CD920C 551 CALL TVMSG ; DISPLEY IT 694B E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 694F 7E 553 DISPY1: NOV R. M ; GET RESULT 694F CDC706 554 CALL NMOUT ; CONVERT AND DISPLAY			ME TO DE		RESULT BUFFER WHEN LORD AND CONSOLE	
541; 542; 9R39 1695 543 DISPY: RVI D. 95H ; D IS RESULT COUNTER 9R38 2A1320 544 LHLD CNRDR ; GET CONSOLE POINTER 9R3E E5 545 PUSH H ; SAVE IT 9R3F 7E 546 MOV R. M ; GET RESULT IC 9R40 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9R42 FEBC 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9R44 DAG28A 549 JC RXSORC ; CARRY, THEN RX SOURCE 9R44 DAG28C 550 TXSORC: LXI H. TXINSG ; TX INT MESSAGE 9R47 2LC39C 550 TXSORC: LXI H. TXINSG ; TX INT MESSAGE 9R48 CD928C 551 CRLL TYWSG ; DISPLAY IT 9R46 E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 9R47 TE 553 DISPY1: MOV R. M ; GET RESULT 9R46 CDC786 554 CRLL NMOUT ; CONVERT RND DISPLRY						
542; 9R39 1695 543 DISPY: MVI D. 9SH ; D IS RESULT COUNTER 9R38 2A1320 544 LHLD CNADR ; GET CONSOLE POINTER 9R3E ES 545 PUSH H ; SAVE IT 9R3F 7E 546 MOV A. M ; GET RESULT IC 9R40 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 9R42 FE9C 548 CPI 9CH ; TEST IF RX OR TX SOURCE 9R44 PA629R 549 JC RXSORC ; CARRY, THEN RX SOURCE 9R47 21C38C 550 TXSORC: LXI H.TXIMSG ; TX INT MESSAGE 9R4R CD929C 551 CALL TYMSG ; DISPLEY IT 9R4E CD 553 DISPY1: MOV A. M ; GET RESULT 9R4F CDC786 554 CALL NMOUT ; CONVERT AND DISPLRY			END HIKE	DITTERENT.		
8839 1695 543 DISPY. NVI D. 69H ; D IS RESULT COUNTER 8838 2A1320 544 LHLD CNADR ; GET CONSOLE POINTER 893E ES 545 PUSH H ; SAVE IT 893F 7E 546 MOV A.M ; GET RESULT IC 8949 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 8942 FE8C 548 CPI 9CH ; TEST IF RX OR TX SOURCE 8944 PA6296 549 JC RXSORC ; CARRY, THEN RX SOURCE 8947 21C38C 550 TXSORC: LXI H, TXIMSG ; TX INT MESSAGE 8948 C0928C 551 CALL TYMSG ; JISPLY IT 894B E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 894F C0C786 554 CALL NMOUT ; CONVERT AND DISPLRY						
0838 201320 544 LHLD CHADR GET CONSOLE POINTER 083E E5 545 PUSH H ; SAVE IT 083F 7E 546 MOV R. M ; GET RESULT IC 0840 E61F 547 ANI 1FH ; LIMIT TO RESULT CODE 0842 FEEC 548 CPI 0CH ; TEST IF RX OR TX SOURCE 0844 DAG200 549 JC RXSORC ; CRRY, THEN RX SOURCE 0847 21C30C 550 TXSORC ; TX INT MESSAGE 1X INT MESSAGE 0848 CD CBLL TYMSG ; DISPLAY IT 0AHD 084F ZE 553 DISPY2: POP H ; RESTORE CONSOLE POINTER 084F CD 554 CALL NMOUT ; GONVERT AND DISPLAY	2022		25-128	(A E-30 SOF 89 Ta	NO YOU THE DE	
083E E5 545 PUSH H ; SAVE IT 083F 7E 546 MOV A. M ; GET RESULT IC 0840 E61F 547 ANI 1 FH ; LIMIT TO RESULT CODE 0842 F80C 548 CPI 0 CH ; TEST IF RX OR TX SOURCE 0844 D6620A 549 JC RXSORC ; ORRY, THEN RX SOURCE 0847 21C30C 550 TXSORC: LXI H, TXIMSG ; TX INT MESSAGE 0848 C0920C 551 CALL TYMSG ; DISPLYI IT 0848 C1E 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 0848 C2E 553 DISPY1: MOV R. M ; GET RESULT 0848 CDC706 554 CALL NMOUT ; CONVERT AND DISPLRY						23 8999
083E E5 545 PUSH H ; SAVE IT 083F 7E 546 MOV A. M ; GET RESULT IC 0840 E61F 547 ANI 1FH ; ILIMIT TO RESULT CODE 0842 F80C 548 CPI 9CH ; TEST IF RX OR TX SOURCE 0844 D86280 549 JC RXSORC ; CARRY, THEN RX SOURCE 9847 21C380 550 TXSORC: LXI H, TXIMSG ; TX INT MESSAGE 9848 CD3280 551 CALL TYMSG ; DISPLY IT 984B P1 552 DISPV2: POP H ; RESTORE CONSOLE POINTER 984F CDC786 554 CRLL NMOUT ; CONVERT AND DISPLRY						
003F 7E 546 MOV 0. M ; GET RESULT IC 0040 E61F 547 ANI 1.FH ; LINIT TO RESULT CODE 0042 F68C 548 CPI 0.CH ; TEST IF RX OR TX SOURCE 0044 D06200 549 JC RXSORC ; CORRY, THEN RX SOURCE 0047 21C38C 550 TXSORC: LXI H. TXIMSG ; TX INT MESSAGE 0048 C0920C 551 CALL TYMSG ; DISPLEY IT 004B E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 004F CDC706 554 CALL NMOUT ; CONVERT AND DISPLAY	ORSE ES	545	PUSH		PALM TO	
8A44 DA628A 549 JC RXSORC ; CARRY, THEN RX SOURCE 8A47 Z1C38C 550 TXSORC; LXI H, TXINSG ; TX INT MESSAGE 8A4R CD928C 551 CALL TYMSG ; DISPIRY IT 8A4B E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 8A4F CE 553 DISPY1: MOV R. M ; GET RESULT 8A4F CDC786 554 CALL NMOUT ; CONVERT AND DISPLAY	OA3F 7E	546	MOY		400 00000 0 14	
8A44 DA628A 549 JC RXSORC ; CRRY, THEN RX SOURCE 8A47 Z1C38C 550 TXSORC; LXI H, TXINSG ; TX INT MESSAGE 8A4R CD928C 551 CALL TYMSG ; DISPIAY IT 8A4B E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 8A4F CE 553 DISPY1: MOV R. M ; GET RESULT 8A4F CDC786 554 CALL NMOUT ; CONVERT AND DISPLAY		547	ANT	1FH	LIMIT TO RESULT CODE	
8844 DA628A 549 JC RXSORC ; CRRRY, THEN RX SOURCE 8847 Z1C38C 550 TXSORC: LXI H, TXIMSG ; TX INT MESSAGE 8848 C0928C 551 CALL TYMSG ; DISPLY IT 884B C1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 884F C0C786 554 CALL NMOUT ; CONVERT AND DISPLRY		540	CDI	acu	TECT IE DV OD TV COLDCE	
0R4A CD20C 551 CALL TYMSG ; DISPLAY IT 0R4D E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 0R4E 7E 553 DISPY1: MOV A.M ; GET RESULT 0R4F CDC706 554 CRLL NMOUT ; CONVERT AND DISPLAY				DUT THE THE	CODDIL TUDE DV COUDCE	
084A CD220C 551 CALL TYMSG ; DISPLAY IT 084D E1 552 DISPY2: POP H ; RESTORE CONSOLE POINTER 084E 7E 553 DISPY1: MOV A.M ; GET RESULT 084F CDC706 554 CALL NHOUT ; CONVERT AND DISPLAY				KXSUKU	CHRKY, THEN KX SUURCE	
994E 7E 553 DISPY1: NOV R. M ; GET RESULT 994F CDC796 554 CALL NMOUT ; CONVERT AND DISPLAY	0R47 21C3			H, TXIMSG		
904E 7E 553 DISPY1: NOV 8. M ; GET RESULT 904F CDC796 554 CALL NMOUT ; CONVERT AND DISPLAY	0A4A CD92	9C 551	CALL	TYMSG	DISPLAY IT	
984E 7E 553 DISPY1: MOV A.M ; GET RESULT 984F CDC796 554 CALL NMOUT ; CONVERT AND DISPLAY	ORAD E1	552 DISPY2	2: POP	H		
8A4F CDC786 554 CALL NHOUT ; CONVERT AND DISPLAY						
	984F 7F	227 NI ALA				
				MMOLIT	CONVERT AND DISPLAY	

```
0852 0E20
0854 CDF805
0R57 2C
0A58 15
0859 C24E08
                         SHLD CNADR UPDATE CONSOLE POINTER
0R5C 221320
0A5F C35708
               561
                       JMP CHOREC ; RETURN TO LOOP
               562 :
               564 : RECEIVER SOURCE - DISPLAY RESULTS AND RECEVIE BUFFER CONTENTS
               565 ; 9510403 921209999 3802 8 900 566 319 040903 0710 92120999 40014 8 4 900
               566 ;
567 RXSORC: LXI H. RXIMSG ;RX INT MESSAGE ADR
0A62 21B80C
                   CALL TYMSG ; DISPLAY MESSAGE
POP H ; RESTORE CONSOLE POINTER
0965 CD920C
               568
BAGE F1
               569
8969 7E
               578 RXS1: MOV A.M RETRIEVE RESULT FROM BUFFER
                         CALL NHOUT ; CONVERT AND DISPLAY IT
9868 CDC796
               571
                       HWI C,'' ASCII SP
CALL ECHO ;DISPLAY IT
096D 0E20
               572
BAGF CDF885
               573
                    INR L ; INC CONSOLE POINTER
DCR D ; DEC RESULT COUNTER
0872 2C
               574
9873 15
               575
9A74 7A
               576
                         MOV
                             A, D ; GET SET TO TEST COUNTER
                       | CP1 | 03H | ; IS THE RESULT RE?
9975 FE84
               577
9977 C99299
               578
                    JZ
9979 FE83
               579
                              RIPT ; YES, GO SAVE IT
A ; TEST RESULT COUNTER
BARC CARRON
               580
                        JZ
997F 97
               SRI PYS2 - AND
                               RXS1 ; NOT DONE YET, GET NEXT RESULT
0880 C26908
               582
                         JNZ
                               CNADE ; DONE, SO UPDATE CONSOLE POINTER
               583
0883 221320
                         SHLD
                               CRLF ; DISPLRY CR ; POINT AT RX BUFFER
9886 CDEB95
               584
                       CALL
9989 219982
               585
                        LXI
                               B RETRIEVE RECEIVED COUNT
ØR8C C1
               586
                         POP
                             A, B ; IS COUNT 0?
9980 78
               587 RXS3: MOV
MARE RI
               588
                        ORA
                               CHOREC ; YES, GO BACK TO LOOP
               589 JZ
ORSF CR5708
                               A.M ; NO, GET CHR
B ; SAVE BC
0R92 7E
               590
                        MOV
8897 C5
               591
                         PUSH
                             NMOUT ; CONVERT AND DISPLAY CHR
                   CALL
0A94 CDC706
               592
9R97 9E29
               593
                        MVI
                                     DISPLAY IT TO SEPARATE DATA
9899 CDF895
               594
                               ECHO
                        CALL
089C C1
               595
                        POP
                              B ; RESTORE BC
0A90 0B
               596
                        DCX
                                            ; DEC COUNT
               597
                        INX HAR STATE INC POINTER
0R9E 23
                               RXS3 ; GET NEXT CHR
BASE C38DBA
               598
                        JMP
               599
                             C.M ; GET R0 FOR RESULT BUFFER
B ; SAVE IT
DVS2 : DETIION
0AA2 4E
               600 ROPT: MOY
BARS C5
               691
                        PUSH
                               RXS2 ; RETURN
0AA4 C37F0A
               602
                        JMP
                              B 31 TARES TED ; GET RO N.A. YON
               603
0AA7 C1
               604 R1PT: POP
                        POP B ;GET RU FOR RESULT BUFFER
PUSH B ; SAME IT
0998 46
               605
ORR9 C5
               686
                       THE RESCRIPT AND AND THE TOTAL OF THE T
OARA C37FOR
               607
              608;
              610 ;
              611 ; PARAMETER INPUT - PARAMETER RETURNED IN E REGISTER
                                                                                   611001-54
```

```
613 ; 614 PARIN: PUSH 0 B 8 2 3 3 10 3 ; SAVE BC 2.0
                                         613 :
BAAD C5
 BARE 1601
                                         615
                                                                    MVI
                                                                                     D. 01H ; SET CHR COUNTER
BARA CD1F86
                                                                CALL GETCH ; GET CHR
CALL ECHO ; ECHO IT
                                         616
 0AB3 CDF805
                                         617
 0AB6 79
                                         618
                                                                    MOV
                                                                                     A, C ; PUT CHR IN A
                                                                                     ( ' 58 TO 27 15P? 8 8 888
 AAR7 FF2A
                                         619
                                                                   CPI
 0AB9 C2E00A
                                         620
                                                                    JNZ I
                                                                                      PARINE ; NO, ILLEGAL, TRY AGAIN
 ORBC CD1F06
                                         621 PARIN3: CALL
                                                                                    GETCH GET CHR OF PARAMETER
                                                                                     ECHO ; ECHO IT
MARE COERRS
                                         622
                                                                    CALL
                                                                                    PARINL :NO. TRY AGAIN
 BAC2 CD5E87
                                         623
                                                                    CALL
 00C5 D2E000
                                         624
                                                                    TNC
 OACS COBBOS
                                         625
                                                                    CALL
                                                                                     CNVBN ; CONVERT IT TO HEX
                                                                                    C, A ; SAYE IT IN C
A, D ; GET CHR COUNTER
 OACB 4F
                                         626
                                                                    MOY
 BACC 7A
                                         627
                                                                    MOV T
                                                                   ANA A ; IS IT 9?
 OACD A7
                                         628
                                                                                    PARINZ ; VES, DONE MITH THIS PARAMETER
D ; DEC CHR COUNTER
A ; CLEAR CARRY
 BACE CADCOA
                                         629
                                                                    JZ
                                                                   DCR
 0AD1 15
                                         638
 BAD2 AF
                                         631
                                                                   XRA
                                                                                     A, C ; RECOVER 1ST CHR
; ROTATE LEFT 4 PLACES
 0AD3 79
                                         632
                                                                    YOM
 0AD4 17
                                         633
                                                                   RAL
                                                                  RPL STATE ST
 08D5 17
                                         634
 0AD6 17
                                         635
 0AD7 17
                                         636
                                                                    MOV E. A SAVE IT IN E
 AADS SE
                                         637
                                        638 JHP PARIN3 ;GET NEXT CHR
639 PARIN2: MOV A, C ;2ND CHR IN A
 OAD9 C3BCOA
 99DC 79
                                                                   ORA E COMBINE BOTH CHRS
                                         640
 BADD B3
 BADE C1
                                         641
 OADF C9
                                        642
                                                                   RET. RETURN TO CALLING PROGRAM
                                                                   MOV A, C ; PUT ILLEGAL CHR IN A STC ; SET CARRY AS ILLEGAL STATUS
 AREA 79
                                         643 PARIN1: MOV
 ORE1 37
                                         644
                                                                                  B RESTORE BC
 ORE2 C1
                                                                   POP
                                         646
                                                                   RET RETURN TO CALLING PROGRAM
 BRE3 C9
                                         647;
                                         648 ;
                                         649 ; JUMP HERE IF BUFFER FULL
                                         650 ;
BRE4 CF
                                         651 BUFFUL: DB
                                                                                     OCFH EXIT TO MONITOR
                                        652 ;
                                         653;
                                        655 ; COMMAND DISPATCHER OF ADMICTS CONTROL OF THE 
8RE5 218828
                                                                                     H. CHOBUF SET POINTER
                                        657 COMM: LXI
GAES C5
                                                                   PUSH B SAME BC SAME BC
                                        658
BRE9 71
                                        659
                                                                   MOY
                                                                                     M.C. ; LOND COMMAND INTO BUFFER
BAEA 78
                                         660 COMM1: MOV
                                                                                     A, B ; CHECK PARAMETER COUNTER
                                        661 ANA A ; IS IT 9?
GAEB A7
OREC CAFBOA
                                        662
                                                                   JZ CHDOUT ; YES, GO ISSUE COMMAND CALL PARIN ; GET PARAMETER
OREF CDADOR
                                        663
9AF2 DAA798
                                        664 JC ILLEG ; ILLEGAL CHR RETURNED
0AF5 23
                                        665
                                                                                     H INC BUFFER POINTER
88F6 85
                                        666
                                                                   DCR
                                                                                    B DEC PARAMETER COUNTER
0RF7 77
                                        667
                                                                   YOM
                                                                                     M, A ; PARAMETER TO BUFFER
                                                                                    COMPL GET NEXT PARRIMETER
H. CNDBUF REPOINT POINTER
B RESTORE PARRIMETER COUNT
OAF8 C3EAOA
                                        668
                                                                    JMP
ORFB 210020
                                        669 CMDOUT: LXI
BAFE C1
                                        679
                                                                   POP
                                                                                     В
                                                                                                                       RESTORE PARAMETER COUNT
                                                                                                                                                                                                                              611001-55
```

ORFF DB90	671 COMM2: IN	STAT73	READ 8273 STATUS		
9891 97	672 RLC		ROTATE CBSY INTO CAR		
0B02 DAFF0A	673 JC	CUMAS	; WAIT FOR OK	95 293	
9885 7E	674 MOV	9. N	: OV. MOVE COMMOND INTO	10	
0806 D390	675 OUT	COMM22	; OUTPUT COMMAND ; GET PARAMETER COUNT ; IS IT 0? ; YES, DONE, RETURN	0 1 15	
9898 78	676 PRR1: MOV	COUNTY I MADE	CCT DODONETED COUNT		
	OTO PIRAL: MUY	THE REAL PROPERTY.	JUE! PHRHIETER COUNT	E E E	
9899 A7	677 ANA	H YES	; 15 11 6?		
989A C8	678 RZ		; YES, DONE, RETURN	679	
9B9B 23			; INC COMMAND BUFFER P		
989C 95	689 DCR		DEC PARAMETER COUNT		(869C) (866)
9890 DB90			READ STATUS		
989F E629	682 ANI	CPBF	; IS CPBF BIT SET?		
9811 C29098	683 JNZ	PAR2	; IS CPBF BIT SET? ; WAIT TIL ITS 0		
9814 7E	684 MOV	A.M. TI SUSC	; OK, GET PARAMETER FRI	M BUFFER	
0B15 D391	685 OUT		OUTPUT PARAMETER		
9817 C3989B	686 JMP		GET NEXT PARAMETER		
0021 030000					
	600 :				
	000)				
	COO : INTITIMETEE	AND ENABLE RX DMA			
	690 ;	RECOVER LET CHR			
		HAM A THEA STREAM		8 213	
0B1A 3E62	692 RXDMA: MVI	A, DRDMA	; DISABLE RX DNA CHANNE	1 10	
OB1C D3R8	693 OUT	MODE57	8257 MODE PORT	9 513	
981E 919982	694 LXI	B, RXBUF	; RX BUFFER START ADDRE	55 262	
9821 79	695 MOY	A.C.M. TI BARR	; RX BUFFER LSB		
0B22 D3A0	696 OUT	CHOADR	; CHO ADR PORT		900S C3808R
9824 78	697 MOV	A.B	RX BUFFER MSB		
0B25 D3A0			; CHO ADR PORT		
9B27 01FF41	699 LXI		RX CH TEERMINAL COUNT		
082A 79			RX TERMINAL COUNT LSE		
0828 D3R1			; CHO TC PORT		
982D 78					
			RX TERMINAL COUNT MSE		
0B2E D3A1	703 OUT		; CHO TC PORT 9		
0B30 3E63					
0B32 D3R8	705 OUT	MODE57	; 8257 MODE PORT ; RETURN		
0B34 C9	706 RET				
	707 ;		THE BURER PALL		
	708 ;				
	709 ; INITIALIZE I	AND ENABLE TX DMA	CHINEL ISSUE		
	710 ;				
	711 ;				
9835 3E61	712 TXDMA: MVI	A. DTDMA	DISABLE TX DHA CHANNE	1 015/900 H23	
0837 D388	713 OUT	MODE57	; 8257 MODE PORT	290	
0839 010080	714 LXI		; TX BUFFER START ADDRE		
9B3C 79	715 MOV		TX BUFFER LSB		0965 219828
0B3D D3R2	716 OUT				
		CUTUNK	CH1 ADR PORT		
983F 78			; TX BUFFER MSB		
0B40 D3A2			; CHIL ADR PORT		
9842 91FF81	719 TXDMR1: LXI	B, TXTC	TX CH TERMINAL COUNT		
0945 79	728 HOV	A.C.	; TX TERMINAL COUNT LSB		R89413-1348
0B46 D3A3	721 OUT	CHITC	CHIL TC PORT		RESTRO CORDER RESTROCKED REPORT
0848 78	722 MOV	AB DO	; TX TERMINAL COUNT MSE	664	GOFT DRAZES .
0B49 D3R3	723 OUT	CHITC	CHI TC PORT		
9B4B 3E63	724 MVI	A, ENDMA	FINARLE DNA MORD		
0B4D D388	725 OUT	M00E57	: 9257 MONE PORT		
084F C9	726 RET	TIOVEST	TX TERMINAL COUNT MSE CHL TC PORT ENABLE DMA MORD 8257 MODE PORT RETURN		
00 H 03	727 ;	ORDERO TATORISA	FURNING H		
	120)			A 929	611001-56
					011001-00

	THE PARTY OF			CESSING SECTION						
	3/1997 (UNSCIDE S TON 7						
900	30	731	ORG 1	0C00H						
		732 ;								
		733 ;								
			YER INTE	RRUPT - RST 7.5	(LOC 3CH)					
		735 ;	-		30.17					
ans	90 E5		PHICH	ET CHITL BALLE HELD	SAVE U	8.0				
	1 F5	737 KAL	PUSH	PSN						
		2.73								
	32 C5	738		BENTER OF CE						
	93 D5	739	PUSH	D=-180300 T1 28						
	34 3E62	740		A, DRDMA						
	6 D3R8	741								
908	98 3E18	742	MVI	A. 18H	RESET	RST7. 5 F/F				
908	9A 30	743	SIM	RESS TOR DE 9-100			EVM			
	B 1604	744		D, 84H		ESULT COUNTE	RINE			
	D 281020	745		LDADR			1500			2738
	10 E5	746	PUSH	H SERVICE SI				005		
	1 E5	747	PUSH			TAGAIN	-198			
	2 45	748	MOV	B. L. SETTINGS OF			SH			2.000
	3 2A1320	749	LHLD			NSOLE POINTE				
0C1	6 04	750 RXI1:	INR	B 95714109 30	BUMP L	OAD POINTER	LSB			9079
901	7 78	751	MOV	A. BON GVOR ON	GET SE	T TO TEST				
0C1	.8 BD	752	CMP	L RETISTON OF	LOAD=C	ONSOLE?				
	9 CAE40A	753	.17	BUFFUL			17004			
	C 15	754		D						
	D C2160C	755		RXI1						
	0 1605	756	MVI			COUNTER	991			
	2 E1	757	POP	Н		E LOAD POINT				
	3 D890			STAT73						
	5 E608	759	ANI	RXINT	; TEST R	K INT BIT				
	7 CA390C	760	JZ	RXI3	; DONE,	30 FINISH UP				
9C2	A DB90	761	IN	STAT73	READ 5	TATUS AGAIN	TEO			
9C2	C E602	762	ANI	RXIRA						
9C2	E CA230C	763	JZ	RXI2		T AGAIN				
	1 DB93	764	IN	RXIR73		AD RESULT				
	3 77	765	MOV	MA		IN BUFFER				
	4 2C	766	INR	SECONDARIAN BOOK						
	5 15									
		767	DCR	D (847)						
	6 C3230C	768	JNP	RXI2		RE RESULTS				
	9 7A	769 RXI3:	MOA	A.D		TO TEST				
	A A7	770	ANA	A JE TO ETRO	ALL RE	SULTS?				
0C3	B CA450C	771	JZ	RXI4	; YES, S	FINISH UP				
0C3	E 3600	772	HVI	NL 88H	; NO. LO	DO O TIL DONE				
	0 2C	773	INR			INTER		DENN'T GES		
	1 15	774	DCR	D 9807 11309 10				STEWART SEE		
	2 C3390C	775	JMP	RXI3				337		6094 7
	5 221828									
		776 RXI4:	SHLD			LOAD POINTER	1.180			
	8 3A1520	777	LDA							
	B FE2D	778		IT UP FOR DESPEN						
9C4	D CA850C	779	JZ	RXI6	YES, CI	ERN UP BEFOR	E RETU	RN 1M	20970	
		780 ;								3 3630
		781 ;	POLL N	DDE SO CHECK CON	TROL BYTE	8				
		782 ;		TROL IS A POLLS						
		783 ;		TURN WITH POLL II			50	: 606		
		784 ;	INTO KE	IONA WITH FULL II	MATCHINK I	010				
ocs	9 E1	785	POP	н	CET DO	UTOUE LOOP O	no nor			
						VIOUS LOAD A				
55-100118	1 7E	786	MOA	A.M	; [s]e [[[C	BYTE FROM BU	PFER			



```
0C52 E61E
                                                                                        ; LOOK AT GOOD FRAME BITS
0C54 C2890C
                             788
                                                 JNZ
                                                              RX15
                                                                                        ; IF NOT 0, INTERRUPT MASN'T FROM A GOOD FRAME
0C57 2C
                                                                                        ; BYPRSS RO AND R1 IN BUFFER
                              789
                                                 INR
0C58 2C
                              798
                                                 INR
                                                              L
0C59 2C
                              791
                                                 INR
0C5A 56
                              792
                                                 MOV
                                                                           GET AOR BYTE AND SAVE IT IN D
                                                             D. M
0C5B 2C
                              793
                                                 INR
                                                             L
9C5C 7E
                              794
                                                 MOY
                                                             A, M
                                                                          GET CNTL BYTE FROM BUFFER
0C5D FE93
                             795
                                                 CPI
                                                             SNRMP ; HAS IT SNRM-P?
OCSF CRECOC
                                                 JZ
                                                              T1
                                                                          ; VES, GO SET RESPONSE
; NAS IT RR(0)-P?
                             796
0C62 FE11
                             797
                                                 CPI
                                                              RROP
0C64 C2890C
                             798
                                                 JNZ
                                                              RXI5 ; YES, GO SET RESPONSE, OTHERNISE RETURN
9C67 1F11
                                                              E, RROF ; RR(0)-P SO SET RESPONSE TO RR(0)-F
                              799
                                                 MAI
0C69 C36E0C
                              800
                                                 JMP
                                                              TXRET GO FINISH LONDING SPECIAL BUFFER
                                                             E, NSAF ; SMRM-P SO SET RESPONSE TO NSA-F H, CNDBF1 ; SPECIAL BUFFER ADR
0C6C 1E73
                              801 T1:
                                                 IVM
BC6F 212828
                              882 TXRFT IXI
0071 3608
                             886
                                                 IVM
                                                              N. OCSH ; LORD TX FRAME COMMAND
0C73 23
                             888
                                                 INX
                                                             AC74 3688
                             229
                                                 MVI
0C76 23
                             810
                                                 INX
                                                             H SELENCE; INC POINTER IN
                                                             M. 99H ; L1=9
H ; INC POINTER
0C77 3600
                             811
                                                 MVI
0C79 23
                             812
                                                 TNX
0C7R 72
                             813
                                                 MOV
                                                             M.D ; LOAD RCVD ADR BYTE
0C7B 23
                             814
                                                 INX
                                                             H ; INC POINTER
                                                             M. E ; LORD RESPONSE CNTL BYTE
0C7C 73
                             815
                                                MOV
                                                             N.E ; COMO RESPONSE CATE OT E

A. 01H ; SET POLL INDICATOR NOT 0

POLIN ; LORD POLL INDICATOR

RX15 ; RETURN
0C70 3E01
                             816
                                                MUT
0C7F 321620
                             817
                                                STA
0C82 C3890C
                             818
                                                             H ;CLEAN UP STACK IF NORMAL MODE
RXIS ; RETURN
                             819
0C85 E1
                             820 RXI6:
                                                POP
0C86 C3890C
                             821
                             822
                                                             RXDMR ; RESET DMA CHANNEL
0C89 CD1A08
                             823 RXI5:
                                                CALL
ACRC D1
                             824
                                                POP
                                                             D RESTORE REGISTERS
                                                             B street TOPT SEA SEASON
PSN SE COUR SEASON
HESTER HE SEASON
A.A.
0C8D C1
                             825
                                                POP
OCSE F1
                             826
                                                POP
OCSF E1
                             827
                                                POP
0C90 FB
                             828
                                                EI
                                                          ENABLE INTERRUPTS
                                                                   RETURN 000 000 RETURN 0
8091 09
                             829
                                                RET
                             839 :
                             831 ;
                             832 : NESSAGE TYPER - ASSUMES MESSAGE STARTS AT HL
                                           PALIA . LYES, SO FINISH UP
NUSHH . LYON LORD B TO DONE
                             833 ;
                             834 ;
0C92 C5
                             835 TYMSG: PUSH B STATE BC
                                                NOV A.M ;GET ASCII CHR
INX H ;INC POINTER
CPI @FFH ;STOP?
0C93 7E
                             836 TYMSG2: MOV
BC94 23
                             837
                                         INX
0C95 FEFF
                             838
0C97 CAR10C
                                                          TVWSG1 ; YES, GET SET FOR EXIT
                             839
                                                JZ
                                                            C. A SET UP FOR DISPLAY
BC9A 4F
                             848
                                                MUA
9C9B CDF805
                                          CALL ECHO ; DISPLAY CHR
                             841
                                                            TYMSG2 ; GET NEXT CHR
B ; RESTORE BC
OCSE C3930C
                             842
                                          JMP
OCR1 C1
                             843 TYMSG1: POP
0CR2 C9
                             844 STY RET MORNS NY LAISSIN NY JETURN N A 21 JOSTINS RI
                                                PACK SETURN WITH PRUE THOTCATOR NOT 0
                            845 ;
                            847 ; SIGNON MESSAGE OF TAXABLE TAXABLE HE SOLUTION AND TAXABE HE SOLUTION AND TAXABLE HE SOLUTION AND TAXABLE HE SOLUTION AND
                                                                                                                                                                               611001-58
```



```
9CA3 9D
                          849 SIGNON: DB CR. '8273 MONITOR V1. 1', CR. OFFH
           ACA4 38323733
           OCR8 204D4F4E
           OCRC 49544F52
           9CB9 29295631
           9CB4 2E31
           0CB6 0D
           9CB7 FF
                          850 ;
                          851 ;
                          852 ;
                           853 ; RECEIVER INTERRUPT MESSAGES
                           854 ;
                           855 ;
           ACRA AD
                           856 RXINSG: DB CR, 'RX INT - ', OFFH
           9CB9 52582949
           9CBD 4E54292D
           BCC1 28
           OCC2 FF
                          857;
                          858 ; TRANSMITTER INTERRUPT MESSAGES
                           859;
           0CC3 0D
                          860 TXIMSG: DB CR, 'TX INT - ', OFFH
     9CC4 54582949
      9CC8 4E54292D
      9CCC 20
      OCCD FF
     100 8 8000 500 061; 040 8 5/9210 340 8 2/9210
400 8 0000 508 8 862; 1230 8 10730 700 8 1640
     963 ; TRANSMITTER INTERRUPT ROUTINE
864 ;
8CCE ES 965 TXI: PUSH H ; SAVE HL
     0CDF F5 866 PUSH PSH ; SAVE PSH 0CD0 C5 967 PUSH B ; SAVE BC 0CD1 D5 968 PUSH D ; SAVE DE
     9CD2 3E61 869 MYI R. DTDMR ; DISABLE TX DMR
9CD4 D3R8 879 OUT MODE57 ; 8257 MODE PORT
     9CD6 1684 871 MVI D, 04H ; SET COUNTER
           0CD8 2R1020
                          872
                                  LHLD LDADR GET LOAD POINTER
          6008 ES 873 PUSH H ;SRVE IT 6000 C 45 874 HOV B, L ;SRVE LSB IN B
                                                                             DESIGN OF SHEET
           9CDD 2R1329
                          875
                                    LHLD CHADR GET CONSOLE POINTER
                          876 TXI1: INR B INC POINTER
          0CE0 04
           OCE1 78
                          877
                                    MOV A. B GET SET TO TEST
           OCE2 BD
                          878
                                    CMP
                                                        ; LOAD=CONSOLE?
           OCE3 CRE40A
                                           BUFFUL
                          879
                                    .17
                                                         ; YES, BUFFER FULL
00-100119 0CE6 15
                          889
                                    DCR
                                           D
                                                        ; NO, TEST NEXT LOCATION
           0CE7 C2E00C
                          881
                                    JNZ
                                           TXI1
                                                        ; TRY AGAIN
           OCEA E1
                          882
                                    POP
                                                         RESTORE LOAD POINTER
           OCEB DB92
                          883
                                    IN
                                           TXIR73
                                                         READ RESULT
           OCED 77
                          884
                                    MOY
                                           MA
                                                        STORE IN BUFFER
           OCEE 2C
                          885
                                    INP
                                                         ; INR POINTER
           OCEF 3600
                          886
                                    MYI
                                           M. 00H
                                                         EXTRA RESULT SPOTS 0
           0CF1 2C
                          887
                                    INR
           0CF2 3600
                          888
                                    MVI
                                           M. 00H
           9CF4 2C
                          229
                                    INR
           OCF5 3600
                          890
                                    MVI
                                           M. 00H
           9CF7 2C
                          891
                                    INR
                                           L
                                                                                             611001-59
```

0CF8 3600	892	MVI	N. 00H	
OCFA 2C	893	INR	L	
9CFB 221929	894	SHLD	LDADR	; UPDATE LOAD POINTER
OCFE CD350B	899	CALL	TXDMA	RESET DMA CHANNEL
0001 D1	900	POP	D	RESTORE DE
0002 C1	901	POP	В	RESTORE BC
0003 F1	902	POP	PSN	RESTORE PSN
0004 E1	903	POP	Н	RESTORE HL
0005 FB	904	EI		ENABLE INTERRUPTS
0006 C9	905	RET		; RETURN
	906 ;			
	907 :			
	952;			
	953 ,			
	954	END		
		N DOG		

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS ADWN A 0922 AFCMD A 09CE BUFFUL A BAE4 CHOADR A GOAG CHOTC A GOAL CHIADR A 99A2 CHITC A 99A3 CMD51 A 0027 CMDBUF A 2000 CMDBF1 A 2020 CMDOUT A BAFB CMDREC A 0857 CNODE A 0931 CNADR A 2013 CNT153 A 009D CNT053 A 009C CNT253 A 009E CNTL51 A 0089 CNTLC A 0003 CNYBN A 05BB COBR A 900C COMM A BAES COMM1 A BAEA COMM2 A BAFF CONN73 A 0090 CPBF A 0020 CR A 0000 CRLF A 05EB DEM A 0000 DEMODE A 2027 DISPY A 0A39 DISPY1 A BA4E DISPY2 A BA4D DRDMA A 0062 DTDMA A 0061 ECHO A 05F8 ENDCHK A BAIR ENDMA A 0063 GDWN A 08FF GETCH A 061F GETCHO A 0870 GRCMD A 09C4 ILLEG A 08A7 LDADR A 2010 LF A 000A LKBR1 A 2017 LKBR2 A 2018 LOOPIT A 0861 MDCNTO A 0036 MDCNT2 A 00B6 MDE51 A 00CE MODE53 A 009B MODE57 A 00A8 MONTOR A 0008 NMOUT A 96C7 NSRF R 0073 PAR1 A 0808 PAR2 A 0B00 PARIN A BARD PARINI A BAEB PARINZ A BADC PARING A GABC PARM73 A 0091 POLIN A 2016 PRMPT A 2015 ROPT A GARZ RIPT A GART RBCMD A 097B RDCMD A 0971 ROWN A BEAF RDY A 0002 RESBUF A 2800 RESL73 A 0091 ROCMD A 0950 RPCMD A 09D8 RR0F A 0011 RROP A 9011 RXD51 A 0088 RSCMD A 0967 RST65 A 20CE RST75 A 2004 RXBUF A 8200 RXDMA A 081A RXI A 0C00 RXI1 A 0C16 RXI2 A 0C23 RXI3 A 0C39 RXI4 A 0C45 RXI5 A 0089 RXI6 A 0C85 RXIMSG A OCB8 RXINT A 0008 RXIR73 A 0093 RXIRA A 0002 RXS1 A 0A69 RXS2 A BATE RXS3 A 0A8D RXSORC A 8862 RXTC A 41FF SBCMD A 0985 SDWN A 08D7 SIGNON A 0CA3 SLCMD A 098F SNRMP A 8893 SOCMO A 89A6 STAT57 A 00A8 STAT73 A 0090 SPCMD A 09E2 SRCND A 09BA SSCMD A 09B0 START A 0800 STAT51 A 0089 STKSRT A 2000 SW A 0943 T1 A 0C6C TBUFFL A 0R24 TBUFL A 0A07 TBUFL1 A GAGD TOWN A 090E TEST73 A 0092 TFCMD A 09EC TFCM01 A 89F6 TFRET A 8A36 TLCMD A 0999 TRUE A 0000 TRUE1 A 0000 TXBUF A 8000 TXD51 A 0088 TXDMA A 0835 TXDMA1 A 0842 TXI A OCCE TXI1 A OCEO TXIMSG A 0CC3 TXINT 8 0004 TXIR73 A 0092 TXIRA A 0001 TXPOL A 0940 TXSORC A 0A47 TXTC A 81FF TXRET A 0C6E TYMSG A 0092 TYMSG1 A OCA1 TYMSG2 A 0C93 VALDG A 075E

ASSEMBLY COMPLETE. NO ERRORS

611001-60

October 1986

Asynchronous Communication with the 8274 Multiple-Protocol Serial Controller



INTRODUCTION

The 8274 Multiprotocol serial controller (MPSC) is a sophisticated dual-channel communications controller that interfaces microprocessor systems to high-speed serial data links (at speeds to 880K bits per second) using synchronous or asynchronous protocols. The 8274 interfaces easily to most common microprocessors (e.g., 8048, 8051, 8085, 8086, and 8088), to DMA controllers such as the 8237 and 8257, and to the 8089 I/O processor. Both MPSC communication channels are completely independent and can operate in a full-duplex communication mode (simultaneous data transmission and reception).

Communication Functions

The 8274 performs many communications-oriented functions, including:

- Converting data bytes from a microprocessor system into a serial bit stream for transmission over the data link to a receiving system.
- Receiving serial bit streams and reconverting the data into parallel data bytes that can easily be processed by the microprocessor system.
- Performing error checking during data transfers.
 Error checking functions include computing/transmitting error codes (such as parity bits or CRC bytes) and using these codes to check the validity of received data.
- Operating independently of the system processor in a manner designed to reduce the system overhead involved in data transfers.

System Interface

The MPSC system interface is extremely flexible, supporting the following data transfer modes:

- Polled Mode. The system processor periodically reads (polls) an 8274 status register to determine when a character has been received, when a character is needed for transmission, and when transmission errors are detected.
- Interrupt Mode. The MPSC interrupts the system processor when a character has been received, when a character is needed for transmission, and when transmission errors are detected.

- 3. DMA Mode. The MPSC automatically requests data transfers from system memory for both transmit and receive functions by means of two DMA request signals per serial channel. These DMA request signals may be directly interfaced to an 8237 or 8257 DMA controller or to an 8089 I/O processor.
- 4. WAIT Mode. The MPSC ready signal is used to synchronize processor data transfers by forcing the processor to enter wait states until the 8274 is ready for another data byte. This feature enables the 8274 to interface directly to an 8086 or 8088 processor by means of string I/O instructions for very high-speed data links.

Scope

This application note describes the use of the 8274 in asynchronous communication modes. Asynchronous communication is typically used to transfer data to/ from video display terminals, modems, printers, and other low-to-medium-speed peripheral devices. Use of the 8274 in both interrupt-driven and polled system environments is described. Use of the DMA and WAIT modes are not described since these modes are emploved mainly in synchronous communication systems where extremely high data rates are common. Programming examples are written in PL/M-86 (Appendix B and Appendix C). PL/M-86 is executed by the iAPX-86 and iAPX-88 processor families. In addition, PL/M-86 is very similar to PL/M-80 (executed by the MCS-80 and MCS-85 processor families). In addition, Appendix D describes a simple application example using an SDK-86 in an iAPX-86/88 environment.

SERIAL-ASYNCHRONOUS DATA LINKS

A serial asynchronous interface is a method of data transmission in which the receiving and transmitting systems need not be synchronized. Instead of transmitting clocking information with the data, locally generated clocks (16, 32 or 64 times as fast as the data transmission rate) are used by the transmitting and receiving systems. When a character of information is sent by the transmitting system, the character data is framed (preceded and followed) by special START and STOP bits. This framing information permits the receiving system to temporarily synchronize with the data transmission. (Refer to Figure 1 during the following discussion of asynchronous data transmission.)




Figure 1. Transmission of a 7-Bit ASCII Character with Even Parity

Normally the data link is in an idle or marking state, continuously transmitting a "mark" (binary 1). When a character is to be sent, the character data bits are immediately preceded by a "space" (binary 0 START bit). The mark-to-space transition informs the receiving system that a character of information will immediately follow the start bit. Figure 1 illustrates the transmission of a 7-bit ASCII character (upper case S) with even parity. Note that the character is transmitted immediately following the start bit. Data bits within the character are transmitted from least-significant to most-significant. The parity bit is transmitted immediately following the character data bits and the STOP framing bit (binary 1) signifies the end of the character.

Asynchronous interfaces are often used with human interface devices such as CRT/keyboard units where the time between data transmissions is extremely variable.

Characters

In asynchronous mode, characters may vary in length from five to eight bits. The character length depends on the coding method used. For example, five-bit characters are used when transmitting Baudot Code, seven-bit characters are required for ASCII data, and eight-bit characters are needed for EBCDIC and binary data. To transmit messages composed of multiple characters, each character is framed and transmitted separately (Figure 2).

This framing method ensures that the receiving system can easily synchronize with the start and stop bits of each character, preventing receiver synchronization errors. In addition, this synchronization method makes both transmitting and receiving systems insensitive to possible time delays between character transmissions.




Figure 2. Multiple Character Transmission



Framing

Character framing is accomplished by the START and STOP bits described previously. When the START bit transition (mark-to-space) is detected, the receiving system assumes that a character of data will follow. In order to test this assumption (and isolate noise pulses on the data link), the receiving system waits one-half bit time and samples the data link again. If the link has returned to the marking state, noise is assumed, and the receiver waits for another START bit transition.

When a valid START bit is detected, the receiver samples the data link for each bit of the following character. Character data bits and the parity bit (if required) are sampled at their nominal centers until all required characters are received. Immediately following the data bits, the receiver samples the data link for the STOP bit, indicating the end of the character. Most systems permit specification of 1, 1½, or 2 stop bits.

characters are needed for FRODIC and binar gnimiT

The transmitter and receiver in an asynchronous data link arrangement are clocked independently. Normally, each clock is generated locally and the clocks are not synchronized. In fact, each clock may be a slightly different frequency. (In practice, the frequency difference should not exceed a few percent. If the transmitter and receiver clock rates vary substantially, errors will occur because data bits may be incorrectly identified as START or STOP framing bits.) These clocks are designed to operate at 16, 32, or 64 times the communications data rate. These clock speeds allow the receiving device to correctly sample the incoming bit stream.

Serial-interface data rates are measured in bits/second. The term "baud" is used to specify the number of times per second that the transmitted signal level can change states. In general, the baud is not equal to the bit rate. Only when the transmitted signal has two states (electrical levels) is the baud rate equal to the bit rate. Most point-to-point serial data links use RS-232-C, RS-422, or RS-423 electrical interfaces. These specifications call for two electrical signal levels (the baud is equal to the bit rate). Modem interfaces, however, may often have differing bit and baud rates.

While there are generally no limitations on the data transmission rates used in an ayanchronous data link, a limited set of rates has been standardized to promote equipment interconnection. These rates vary from 75 bits per second to 38,400 bits per second. Table 1 illustrates typical asynchronous data rates and the associated clock frequencies required for the transmitter and receiver circuits.

Table 1. Communication Data Rates and Associated Transmitter/Receiver Clock Rates

Data Rate	Clock Rate (kHz)						
(Bits/Second)	X16	X32	X64				
75	1.2	2.4	4.8				
150	2.4	4.8	9.6				
300	4.8	9.6	19.2				
600	9.6	19.2	38.4				
1200	19.2	38.4	76.8				
atata g 2400 10 sl	38.4	76.8	153.6				
4800	76.8	153.6	307.2				
9600 ab 757	153.6	307.2	614.2				
19200	307.2	614.4	ediately p				
38400	614.4	o-space trati	ne marie-s				

Parity bestimanast at ratoasallo sur tady stoll stilled

In order to detect transmission errors, a parity bit may be added to the character data as it is transferred over the data link. The parity bit is set or cleared to make the total number of "one" bits in the character even (even parity) or odd (odd parity). For example, the letter "A" is represented by the seven-bit ASCII code 1000001 (41H). The transmitted data code (with parity) for this character contains eight bits; 01000001 (41H) for even parity and 11000001 (OC1H) for odd parity. Note that a single bit error changes the parity of the received character and is therefore easily detected. The 8274 supports both odd and even parity checking as well as a parity disable mode to support binary data transfers.

Communication Modes

Serial data transmission between two devices can occur in one of three modes. In the simplex transmission mode, a data link can transmit data in one direction only. In the half-duplex mode, the data link can transmit data in both directions, but not simultaneously. In the full-duplex mode (the most common), the data link can transmit data in both directions simultaneously. The 8274 directly supports the full-duplex mode and will interface to simplex and half-duplex communication data links with appropriate software controls.



BREAK Condition

Asynchronous data links often include a special sequence known as a break condition. A break condition is initiated when the transmitting device forces the data link to a spacing state (binary 0) for an extended length of time (typically 150 milliseconds). Many terminals contain keys to initiate a break sequence. Under software control, the 8274 can initiate a break sequence when transmitting data and detect a break sequence when receiving data.

The 8274-processor hardware interface can be configured in a flexible manner, depending on the operating mode selected—polled, interrupt-driven, DMA, or WAIT. Figure 3 illustrates typical MPSC configurations for use with an 8088 microprocessor in the polled and interrupt-driven modes.

All serial-to-parallel conversion, parallel-to-serial conversion, and parity checking required during asynchronous serial I/O operation is automatically performed by the MPSC.

MPSC SYSTEM INTERFACE

Hardware Environment

The 8274 MPSC interfaces to the system processor over an 8-bit data bus. Each serial I/O channel responds to two I/O or memory addresses as shown in Table 2. In addition, the MPSC supports non-vectored and vectored interrupts.

The 8274 may be configured for memory-mapped or I/O-mapped operation.

Operational Interface

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers and 2 readable registers for each channel, plus the interrupt vector register). These registers are all accessed by means of the command/status ports for each channel. An internal pointer register selects which of the command or status registers will be written or read during a command/status access of an MPSC channel. Figure 4 diagrams the command/status register architecture for each serial channel. In the following discussion, the writable registers will be referred to as WRO through WR7 and the readable registers will be referred to as RRO through RR2.

Table 2. 8274 Addressing

CS	A ₁	A ₀	Read Operation	Write Operation
0	0	0.10	Ch. A Data Read	Ch. A Data Write
0	1	0	Ch. A Status Read	Ch. A Command/Parameter
0 000	0	800 Moors	Ch. B Data Read	Ch. B Data Write
0	1	1	Ch. B Status Read	Ch. B Command/Parameter
1	X	X	High Impedance	High Impedance




Figure 3. 8274 Hardware Interface for Polled and Interrupt-Driven Environments

The least-significant three bits of WRO are automatically loaded into the pointer register every time WRO is written. After reset, WRO is set to zero so that the first write to a command register causes the data to be loaded into WR0 (thereby setting the pointer register). After WR0 is written, the following read or write accesses the register selected by the pointer. The pointer is reset after the read or write operation is completed. In this manner, reading or writing an arbitrary MPSC channel register requires two I/O accesses. The first access is always a write command. This write command is used to set the pointer register. The second access is either a read or a write command; the pointer register (previously set) will ensure that the correct internal register is read or written. After this second access, the pointer register is automatically reset. Note that writing WRO

and reading RR0 does not require presetting of the pointer register.

During initialization and normal MPSC operation, various registers are read and/or written by the system processor. These actions are discussed in detail in the following paragraphs. Note that WR6 and WR7 are not used in the asynchronous communication modes.

RESET

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointer register is set to zero.






Figure 4. Command/Status Register Architecture (Each Serial Channel)

External/Status Latches

The MPSC continuously monitors the state of four external/status conditions:

- 1. CTS-clear-to-send input pin.
- 2. CD-carrier-detect input pin.
- SYNDET—sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
- BREAK—a break condition (series of space bits on the receiver input pin).

A change of state in any of these monitored conditions will cause the associated status bit in RRO (Appendix A) to be latched (and optionally cause an interrupt).

Error Reporting

Three error conditions may be encountered during data reception in the asynchronous mode:

1. Parity. If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4).

- Framing. A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled).
- 3. Overrun. If an input character has been assembled but the receiver buffers are full (because the previously received characters have not been read by the system processor), an overrun error will occur. When an overrun error occurs, the input character that has just been received will overwrite the immediately preceding character.

Transmitter/Receiver Initialization

In order to operate in the asynchronous mode, each MPSC channel must be initialized with the following information:

- Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 16, 32, or 64 times the data-link bit rate. (See Appendix A for WR4 details.)
- Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1½, or 2. (See Appendix A for WR4 details.)
- Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4. (See Appendix A for WR4 details.)
- Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3. (See Appendix A for WR3 details.)
- 5. Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3. (See Appendix A for WR3 details.)
- 6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. (See Appendix A for WR5 details.) Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 1).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

even setting of the parity check flag (bit I in WKA).

Number of Bits Transmitted

D7	D6	D5	D4	D3	D2	D1	D0	(Character Lengtl
1	1	1	1	0	0	0	C	1
1	1	1	0	0	0	C	C	2
1	1	0	0	0	C	C	C	3
1	0 .	0	0	C	C	С	C	4
0	0	0	C	C	C	C	C	5

7. Transmitter Enable. The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5. (See Appendix A for WR5 details.)

For data transmissions via a modem or RS-232-C interface, the following information must also be specified:

- Request-to-Send/Data-Terminal-Ready. Must be set to indicate status of data terminal equipment. Request-to-send is controlled by bit 1 of WR5 and data terminal ready is controlled by bit 7. (See Appendix A for WR5 details.)
- 2. Auto Enable. May be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. Auto Enable is controlled by bit 5 of WR3. (See Appendix A for WR3 details.)

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC\$RX\$INIT) for asynchronous communication is listed in Appendix B. Figure 5 illustrates typical MPSC initialization parameters for use with this procedure.

call MPSC\$RX\$INIT(41, 1,1,0,1, 3,1,1, 3,1,1,0,1);
initializes the 8274 at address 41 as follows:

X16 clock rate 1 stop bit Odd parity 8-bit characters (Tx and Rx)

Enable transmitter and receiver Auto enable set DTR and RTS set Break transmission disabled

Figure 5. Sample 8274 Initialization Procedure for Polled Operation



Polled Operation

In the polled mode, the processor must monitor the MPSC status by testing the appropriate bits in the read register. Data available, status, and error conditions are represented in RR0 and RR1 for channels A and B. An example of MPSC-polled transmitter/receiver routines are given in Appendix B. The following routines are detailed:

- 1. MPSC\$POLL\$RCV\$CHARACTER—This procedure receives a character from the serial data link. The routine waits until the character-available flag in RRO has been set. When this flag indicates that a character is available, RR1 is checked for errors (overrun, parity, or framing). If an error is detected, the character in the MPSC receive buffer must be read and discarded and the error routine (RECEIVE\$ERROR) is called. If no receive errors have been detected, the character is input from the 8274 data port and returned to the calling program.
- MPSC\$POLL\$RCV\$CHARACTER requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the address of a byte variable in which to store the received character (character\$ptr).
- MPSC\$POLL\$TRAN\$CHARACTER—This procedure transmits a character to the serial data link.
 The routine waits until the transmitter-buffer-empty flag has been set in RR0 before writing the character to the 8274.
 - MPSC\$POLL\$TRAN\$CHARACTER requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the character of data that is to be transmitted (character).
- 3. RECEIVE\$ERROR—This procedure processes receiver errors. First, an Error Reset command is written to the affected channel. All additional error processing is dependent on the specific application. For example, the receiving device may immediately request retransmission of the character or wait until a message has been completed.

RECEIVE\$ERROR requires two parameters—the address of the affected 8274 command port (cmd\$port) and the error status (status) from 8274 register RR1.

Interrupt-Driven Operation

In an interrupt-driven environment, all receiver operations are reported to the system processor by means of interrupts. Once a character has been received and assembled, the MPSC interrupts the system processor. The system processor must then read the character from the MPSC data buffer and clear the current interrupt. During transmission, the system processor starts

serial I/O by writing the first character of a message to the MPSC. The MPSC interrupts the system processor whenever the next character is required (i.e., when the transmitter buffer is empty) and the processor responds by writing the next character of the message to the MPSC data port for the appropriate channel.

By using interrupt-driven I/O, the MPSC proceeds independently of the system processor, signalling the processor only when characters are required for transmission, when characters are received from the data link, or when errors occur. In this manner, the system processor may continue execution of other tasks while serial I/O is performed concurrently.

Interrupt Configurations

The 8274 is designed to interface to 8085- and 8086-type processors in much the same manner as the 8259A is designed. When operating in the 8085 mode, the 8274 causes a "call" to a prespecified, interrupt-service routine location. In the 8086 mode, the 8274 presents the processor with a one-byte interrupt-type number. This interrupt-type number is used to "vector" through the 8086 interrupt service table. In either case, the interrupt service address or interrupt-type number is specified during MPSC initialization.

To shorten interrupt latency, the 8274 can be programmed to modify the prespecified interrupt vector so that no software overhead is required to determine the cause of an interrupt. When this "status affects vector" mode is enabled, the following eight interrupts are differentiated automatically by the 8274 hardware:

- 1. Channel B Transmitter Buffer Empty.
- 2. Channel B External/Status Transition.
- 3. Channel B Character Available.
- 4. Channel B Receive Error.
- 5. Channel A Transmitter Buffer Empty.
- 6. Channel A External/Status Transition.
- 7. Channel A Character Available.
- 8. Channel A Receive Error.

Interrupt Sources/Priorities

The 8274 has three interrupt sources for each channel:

- Receiver (RxA, RxB). An interrupt is initiated when a character is available in the receiver buffer or when a receiver error (parity, framing, or overrun) is detected.
- Transmitter (TxA, TxB). An interrupt is initiated when the transmitter buffer is empty and the 8274 is ready to accept another character for transmission.



3. External/Status (ExTA, ExTB). An interrupt is initiated when one of the external/status conditions (CDE, CTS, SYNDET, BREAK) changes state.

The 8274 supports two interrupt priority orderings (selectable during MPSC initialization) as detailed in Appendix A, WR2, CH-A.

Interrupt Initialization

In addition to the initialization parameters required for polled operation, the following parameters must be supplied to the 8274 to specify interrupt operation:

- Transmit Interrupt Enable. Transmitter-buffer-empty interrupts are separately enabled by bit 1 of WR1. (See Appendix A for WR1 details.)
- 2. Receive Interrupt Enable. Receiver interrupts are separately enabled in one of three modes: a) interrupt on first received character only and on receive errors (used for message-oriented transmission systems), b) interrupt on all received characters and on receive errors, but do not interrupt on parity errors, and c) interrupt on all received characters and on receive errors (including parity errors). The ability to separately disable parity interrupts can be extremely useful when transmitting messages. Since the parity error bit in RR1 is latched, it will not be reset until an error reset operation is performed. Therefore, the parity error bit will be set if any parity errors were detected in a multi-character message. If this mode is used, the serial I/O software must poll the parity error bit at the completion of a message and issue an error reset if appropriate. The receiver interrupt mode is controlled by bits 3 and 4 of WR1. (See Appendix A for WR1 details.)

- 3. External/Status Interrupts. External/Status interrupts can be separately enabled by bit 0 of WR1. (See Appendix A for WR1 details.)
- 4. Interrupt Vector. An eight-bit interrupt-service routine location (8085) or interrupt type (8086) is specified through WR2 of channel B. (See Appendix A for WR2 details.) Table 3 lists interrupt vector addresses generated by the 8274 in the "status affects vector" mode.
- 5. "Status Affects Vector" Mode. The 8274 will automatically modify the interrupt vector if bit 3 of WR1 is set. (See Appendix A for WR1 details.)
- 6. System Configuration. Specifies the 8274 data transfer mode. Three configuration modes are available: a) interrupt-driven operation for both channels, b) DMA operation for both channels, and c) DMA operation for channel A, interrupt-driven operation for channel B. The system configuration is specified by means of bits 0 and 1 of WR2 (channel A). (See Appendix A for WR2 details.)
- 7. Interrupt Priorities. The 8274 permits software specification of receive/transmit priorities by means of bit 2 of WR2 (channel A). (See Appendix A for WR2 details.)
- 8. Interrupt Mode. Specifies whether the MPSC is to operate in a non-vectored mode (for use with an external interrupt controller), in an 8086-vectored mode, or in an 8085-vectored mode. This parameter is specified through bits 3 and 4 of WR2 (channel A). (See Appendix A for WR2 details.)

An MPSC interrupt initialization procedure (MPSC\$INT\$INIT) is listed in Appendix C.



these (V3					V6		V4	V3	V2	V1	VO	Original Vector (Specified during Initialization)
		Int		86 pt Ty	pe			rst T g the			- X 65 (65)	85 Loc	ation	827d ic for	a the	Interrupt Condition
V7	V6	V5	V4	V3	0	0	0	V7	V6	V5	0	0	0	V1	VO	Channel B Transmitter Buffer Empty
V7	V6	V5	V4	V3	0	0	y.t	V7	V6	V5	0	0	paine naine	V1	VO	Channel B External/Status Change
V7	V6	V5	V4	V3	0	balk be Cl	0	V7	V6	V5	0	do gr	0	V1	VO	Channel B Receiver Character Available
V7	V6	V5	V4	V3	0	1	1	V7	V6	V5	0	1	1	V1	VO	Channel B Receive Error
V7	V6	V5	V4	V3	1,	0	0	V7	V6	V5	1	0	0	V1	VO	Channel A Transmitter Buffer Empty
V7	V6	V5	V4	V3	1 1 1	0	ytes u ac t ive	V7	V6	V5	1:0	0	dat triller	V1	VO	Channel A External/Status Change
V7	V6	V5	V4	V3	1.	i mui	0	V7	V6	V5	101	bogs of	0	V1	VO	Channel A Receiver Character Available
V7	V6	V5	V4	V3	1	DE III	1	V7	V6	V5	1	1	rsito	V1	VO	Channel A Receive Error

Interrupt Service Routines

Appendix C lists four interrupt service procedures, a buffer transmission procedure, and a buffer reception procedure that illustrate the use of the 8274 in interrupt-driven environments. Use of these procedures assumes that the 8086/8088 interrupt vector is set to 20H and that channel B is used with the "status affects vector" mode enabled.

- 1. TRANSMIT\$BUFFER—This procedure begins serial transmission of a data buffer. Two parameters are required—a pointer to the buffer (buf\$ptr) and the length of the buffer (buf\$length). The procedure first sets the global buffer pointer, buffer length, and initial index for the transmitter-interrupt service routine and initiates transmission by writing the first character of the buffer to the 8274. The procedure then enters a wait loop until the I/O completion status is set by the transmit-interrupt service routine (MPSC\$TRANSMIT\$CHARACTER\$INT).
- 2. RECEIVE\$BUFFER—This procedure inputs a line (terminated by a line feed) from a serial I/O port. Two parameters are required—a pointer to the input buffer (buf\$ptr) and a pointer to the buffer length variable (buf\$length\$ptr). The buffer length will be set by this procedure when the complete line has been input. The procedure first sets the global buffer pointer and initial index for the receiver interrupt service routine. RECEIVE\$BUFFER then enters a wait loop until the I/O completion status is set by the receive interrupt routine (MPSC\$RECEIVE\$CHARACTER\$INT).

- 3. MPSC\$TRANSMIT\$CHARACTER\$INT—This procedure is executed when the MPSC Tx-bufferempty interrupt is acknowledged. If the current transmit buffer index is less than the buffer length, the next character in the buffer is written to the MPSC data port and the buffer pointer is updated. Otherwise, the transmission complete status is posted.
- 4. MPSC\$RECEIVE\$CHARACTER\$INT—This procedure is executed when a character has been assembled by the MPSC and the MPSC has issued a character-available interrupt. If no input buffer has been set up by RECEIVE\$BUFFER, the character is ignored. If a buffer has been set up, but it is full, a receive overrun error is posted. Otherwise, the received character is read from the MPSC data port and the buffer index is updated. Finally, if the received character is a line feed, the reception complete status is posted.
- 5. RECEIVE\$ERROR\$INT—This procedure is executed when a receive error is detected. First, the error conditions are read from RR1 and the character currently in the MPSC receive buffer is read and discarded. Next, an Error Reset command is written to the affected channel. All additional error processing is application dependent.
- 6. EXTERNAL\$STATUS\$CHANGE\$INT—This procedure is executed when an external status condition change is detected. The status conditions are read from RR0 and a Reset External/Status Interrupt command is issued. Further error processing is application dependent.



Serial Data Interface

Each serial I/O channel within the 8274 MPSC interfaces to two data link lines—one line for transmitting data and one for receiving data. During transmission, characters are converted from parallel data format (as supplied by the system processor or DMA device) into a serial bit stream (with START and STOP bits) and clocked out on the TxD pin. During reception, a serial bit stream is input on the RxD pin, framing bits are stripped out of the data stream, and the resulting character is converted to parallel data format and passed to the system processor or DMA device.

Data Clocking

As discussed previously, the frequency of data transmission/reception on the data link is controlled by the MPSC clock in conjunction with the programmed clock divider (in register WR4). The 8274 is designed to permit all four serial interface lines (TxD and RxD for each channel) to operate at different data rates. Four clock input pins (TxC and RxC for each channel) are available for this function. Note that the clock rate divider spcified in WR4 is used for both RxC and TxC on the appropriate channel; clock rate dividers for each channel are independent.

Modem Control and salt bas and also Delim

The following four modem interface signals may be connected to the 8274:

1. Data Terminal Ready (DTR). This interface signal (output by the 8274) is software controlled through bit 7 of WR5. When active, DTR indicates that the data terminal/computer equipment is active and


- DATA LINK INTERFACE ready to interact with the data communications channel. In addition, this signal prepares the modem for connection to the communication channel and maintains connections previously established (e.g., manual call origination).
 - 2. Request To Send (RTS). This interface signal (output by the 8274) is software controlled through bit 1 of WR5. When active, RTS indicates that the data terminal/computer equipment is ready to transmit data. When the RTS bit is reset in asynchronous mode, the signal does not go high until the transmitter is empty.
 - 3. Clear To Send (CTS). This interface signal (input to the 8274) is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit data. The state of CTS is available to the programmer as bit 5 of RRO. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not transmit data bytes until CTS has been activated. If CTS becomes inactive during transmission of a character, the current character transmission is completed before the transmitter is disabled.
 - 4. Carrier Detect (CD). This interface signal (input to the 8274) is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD line. The state of CD is available to the programmer as bit 3 of RRO. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not enable the serial receiver until CD has been activated. If the CD signal becomes inactive during reception of a character, the receiver is disabled, and the partially received char-Pacter is lost.

In addition to the above modem interface signals, the 8274 SYNDET input pin for channel A may be used as a general-purpose input in the asynchronous communication mode. The status of this signal is available to the programmer as bit 4 of status register RR0.



APPENDIX A COMMAND/STATUS DETAILS FOR ASYNCHRONOUS COMMUNICATION

Write Register 0 (WR0):



D2,D1,D0 Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which readregister the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

D5,D4,D3 Command bits determine which of the basic seven commands are to be performed.

Command 0 Null—has no effect.

Command 1 Note used in asynchronous modes.

Command 2 Reset External/Status Interrupts—resets the latched status bits of RR0 and reenables them, allowing interrupts to occur again.

Command 3 Channel Reset—resets the Latched Status bits of RRO, the interrupt prioritization

logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

Command 4 Enable Interrupt on Next Receive Character—if the Interrupt-on-First-Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

Command 5 Reset Transmitter Interrupt Pending—if
the Transmit Interrupt mode is selected,
the MPSC automatically interrupts data
when the transmit buffer becomes empty.
When there are no more characters to be
sent, issuing this command prevents further transmitter interrupts until the next
character has been completely sent.

Command 6 Error Reset—error latches, Parity and Overrun errors in RR1 are reset.

Command 7 End of Interrupt—resets the interrupt-inservice latch of the highest-priority internal device under service.

Write Register 1 (WR1):


External/Status Interrupt Enable—allows interrupt to occur as the result of transitions on the CD, CTS or SYNDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

D1 Transmitter Interrupt/DMA Enable—allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

D2 Status Affects Vector—(WR1, D2 active in channel B only.) If this bit is not set, then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit is set, then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.




Write Register 1 (WR1):



D4.D3	Receive	Interrupt	Mode

- 0 0 Receive Interrupts/DMA Disabled.
- 0 1 Receive Interrupt on First Character Only or Special Condition.
- 1 0 Interrupt on All Receive Characters of Special Condition (Parity Error is a Special Receive Condition).
- 1 1 Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).
- Wait on Receive/Transmit—when the following conditions are met, the RDY pin is activated, otherwise it is held in the High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, $\overline{CS} = 0$, A0 = 0/1, and A1 = 0). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDYA and RDYB may be wired or connected since only one signal is active at any one time while the other is in the High Z state.
- D6 Must be Zero.
- D7 Wait Enable—enables the wait function.

Write Register 2 (WR2): Channel A




D1,D0	System Configuration—These specify the
	data transfer from MPSC channels to the
	CPU, either interrupt or DMA based.

- 0 0 Channel A and Channel B both use interrupts.
- 0 1 Channel A uses DMA, Channel B uses interrupt.
- 1 0 Channel A and Channel B both use DMA.
- 1 1 Illegal Code.
- D2 Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.
- 0 (Highest) RxA, TxA, RxA, RxB, TxBExTA, ExTB (Lowest).
- 1 (Highest) RxA, RxB, TxA, TxB, ExTA, ExTB (Lowest).


D5,D4,D3 Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table.) 0 X X Non-vectored interrupts-intended for use with an external interrupt controller such as the 8259A. 100 8085 Vector Mode 1-intended for use as the primary MPSC in a daisy-chained priority structure. 8085 Vector Mode 2-intended for use as 101 any secondary MPSC in a daisy-chained priority structure. 1 1 0 8086/88 Vector Mode-intended for use as either a primary or secondary in a daisy-chained priority structure. D6 Must be Zero. D7 Pin $10 = \overline{RTS}_B$. 0 Pin $10 = \overline{\text{SYNDET}}_{B}$.

Write Register 2 (WR2): Channel B



D7-D0 Interrupt vector—this register contains the value of the interrupt vector placed on the data bus during acknowledge sequences.

Write Register 3 (WR3):



D0 Receiver Enable—a one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

D5 Auto Enables—a one written to this bit causes \overline{CD} to be an automatic enable signal for the receiver and \overline{CTS} to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of \overline{CD} and \overline{CTS} signals to setting/resetting their corresponding bits in the status register (RRO).

D7,D6 Receiver Character length.

0 0 Receive 5 Data bits/character.

0 1 Receive 7 Data bits/character.

1 0 Receive 6 Data bits/character.


1 1 Receive 8 Data bits/character.

Nock mode—selects the clock/data rate nutriplier for both the receiver and the manufact. If the 1x mode is selected, bit yeach contration must be done externally. Nock rate = Data rate × 1. Nock rate = Data rate × 16.

Nock rate = Data rate × 16.

intel

Write Register 4 (WR4):



D0 Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.

D1 Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and zero causes it to send and expect odd parity.

D3,D2 Stop Bits.

0 0 Selects synchronous modes.

0 1 Async mode, 1 stop bit/character.

1 0 Async mode, 1½ stop bits/character.


1 1 Async mode, 2 stop bits/character.

D7,D6 Clock mode—selects the clock/data rate multiplier for both the receiver and the transmitter. If the 1x mode is selected, bit

synchronization must be done externally.

0 0 Clock rate = Data rate × 1.
 0 1 Clock rate = Data rate × 16.
 1 0 Clock rate = Data rate × 32.
 1 1 Clock rate = Data rate × 64.

Write Register 5 (WR5):



D1 Request to Send—a one in this bit forces the RTS pin active (low) and zero in this bit forces the RTS pin inactive (high).

When the RTS bit is reset in asynchronous mode, the signal does not go inactive until the transmitter is empty.

D3 Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.

D4 Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.

D6,D5 Transmit Character length.

O O Transmit 5 or less bits/character.

O 1 Transmit 7 bits/character.


1 O Transmit 6 bits/character.

1 1 Transmit 8 bits/character.

Bits to be sent must be right justified, least-significant bit first, e.g.:

D7 D6 D5 D4 D3 D2 D1 D0

0 0 B5 B4 B3 B2 B1 B0



D5

DO Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.

D1 Interrupt Pending—This Interrupt-Pending bit is reset when an E01 command is issued and there is no other interrupt request pending at that time. In vector mode, this bit is set at the falling edge of the second INTA in an INTA cycle for an internal interrupt request. In non-vector mode, this bit is set at the falling edge of RD input after pointer 2 is specified. This bit is always zero in Channel B.

D2 Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.

D3 Carrier Detect—This bit contains the state of the $\overline{\text{CD}}$ pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the $\overline{\text{CD}}$ pin causes the CD bit to be latched and causes an External/Status interrupt. This bit indicates current state of the $\overline{\text{CD}}$ pin immediately following a Reset External/Status Interrupt command.


SYNDET—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that it shows the state of the SYNDET input. Any High-to-Low transition on the SYNDET pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/

Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNDET pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNDET input.

Clear to Send—this bit contains the inverted state of the CTS pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CTS pin causes the CTS bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the CTS pin immediately following a Reset External/Status Interrupt command.

D7 Break—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.

Read Register 1 (RR1):



The Break bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single, extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.


DO All sent—this bit is set when all characters have been sent. It is reset when characters are in the transmitter. In synchronous modes, this bit is always set.

Parity Error—if parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error

Reset command is written.

D5 Receive Overrun Error—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwrittenand flagged with this error. Once the overwritten character is read, this error condition is latched until

Read Register 2 (RR2):



reset by the Error Reset command. If the MPSC is in the "status affects vector" mode, the overrun causes a Special Receive Error Vector.

Framing Error—in async modes, a one in this bit indicates a receive framing error. It can be reset by issuing an Error Reset command.

RR2 Channel B

D7-D0 Interrupt vector—contains the interrupt vector programmed into WR2. If the "status affects vector" mode is selected, it contains the modified vector. (See WR2.) RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one. May be read

from Channel B only.

2-362



APPENDIX B MPSC-POLLED TRANSMIT/RECEIVE CHARACTER ROUTINES

```
MPSC$RX$INIT: procedure (cmd$port, clock$rate,stop$bits,parity$type,parity$enable,
                      rx$char$length,rx$enable,auto$enable,
                      tx$char$length,tx$enable,dtr,brk,rts);
 declare cmd$port
      clock$rate byte,
       stop$bits
                      byte,
       parity$type
                      byte,
       parity$enable
                      byte,
       rx$char$length
                     byte, sugar boop at
       rx$enable
                      byte,
       auto$enable
                      byte,
       tx$char$length
                     byte,
       tx$enable
                      byte,
                      byte,
       dtr
       brk
                      byte,
                     byte;
       rts
 output(cmd$port) = 30H;
                            /* channel reset */
 or parity$enable;
 /* set up receiver parameters */
output(cmd$port)=sh1/recets */
 output(cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);
 output (cmd$port) = 15H;
                             /* point to WR5 */
  /* set up transmitter parameters */
 output(cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
                or shl(brk,4) or shl(rts,1); (audede die die geben) eidbenorg egongszavisong
 end MPSC$RX$INIT;
                                                              210311-16
```



```
MPSC$POLL$RCV$CHARACTER: procedure(data$port,cmd$port,character$ptr) byte;
           declare dataSport
                                                                                       byte,
                                                                                                                   APPENDIX B
                                       cmd$port
                                                                                       byte,
            character$ptr pointer,
character based character$ptr byte,
         status byte;

declare char$avail literally 'l', rov$error literally '70H';
             /* wait for input character ready */
           while (input(cmd$port) and char$avail) <> 0 do; end;
          /* check for errors in received character */
output(cmd$port) = 1;  /* point to RR1 */
            if (status:=input(cmd$port) and rcv$error)
                   then do:
                        character=input(data$port);
                                                                                                                                                                  /* read character to clear MPSC */
                         call RECEIVESERROR (cmdSport, status); /* clear receiver errors */
                                                                                                                                                                 /* error return - no character avail */
                        return 0:
                         end:
                  else do;
                        character=input(data$port);
                         return OFFH;
                                                                                                                                                                    /* good return - character avail */
                         end;
     end MPSC$POLL$RCV$CHARACTER;
    MPSC$POLL$TRAN$CHARACTER: procedure(data$port,cmd$port,character);
           declare data$port
                                       cmd$port
                                                                                           byte,
                                       character
                                                                                           byte;
           declare tx$buffer$empty literally '4'; MAN of Jacon 4
            /* wait for transmitter buffer empty */ 1011 142 10 (3 star2 505) 142 (7 10 2 505) 143 200
           while not (input(cmd$port) and tx$buffer$empty) do; end;
         /* output character */
output(data$port) = character;
(data$port) = cha
     end MPSC$POLL$TRAN$CHARACTER;
   (Visibility to (f. sign saw) like to (c. dispels and like in a grant burd to RECEIVE SERROR: procedure (cmd Sport, status); [[], sign like to [], sign like to 
          declare cmd$port
                                                                                       byte.
                                                                                 byte;
at-meore status
          output(cmd$port) = 30H;
                                                                                                                              /* error reset */
           /* *** other application dependent
                                  error processing should be placed here *** */
   end RECEIVESERROR;
                                                                                                                                                                                                                                                                                                    210311-17
```





```
TRANSMIT$BUFFER: procedure(buf$ptr,buf$length)
          eclare
buf$ptr pointer,
      declare
buf$length byte;
      /* set up transmit buffer pointer and buffer length in global variables for
             interrupt service */
      tx$buffer$ptr=buf$ptr;
      transmit$length=buf$length;
      transmit$status=not$complete;
                                                                                                     /* setup status for not complete */
      output(data$port)=transmit$buffer(0);
transmit$index=1;
/* transmit first character */
/* first character transmitted */
      while transmit$status = not$complete do; end;
if transmit$status <> complete
then return false;
else return true;
          TRANSMIT$BUFFER; and dimensial of residence (Sciniage estate to the control of th
  end TRANSMIT$BUFFER; and dimension of reaning "
  RECEIVE$BUFFER: procedure (buf$ptr,buf$length$ptr);
      declare
          buf$ptr pointer,
           buf$length$ptr pointer,
          buf$length based buf$length$ptr byte;
      /* set up receive buffer pointer in global variable for interrupt service */
      rx$buffer$ptr=buf$ptr;
      receive$index=0;
      /* wait until buffer received */
      / wait until buffer received */
while receiveSstatus = not$complete do; end;
buf$length=receive$length;
     if receive$status = complete
         then return true;
          else return false;
 end RECEIVE$BUFFER;
                                                                                                                                                                                                        210311-18
```

2-365



APPENDIX C INTERRUPT-DRIVEN TRANSMIT/RECEIVE SOFTWARE

```
/* global variables for buffer manipulation */
declare
  rx$buffer$ptr
receive$buffer based rx$buffer$ptr(128) byte,
receive$status
byte initial(0), /* indicates receive buffer status */
byte initial(0), /* current index into receive buffer */
byte.
  tx$buffer$ptr
                                    pointer,
                                                                /* pointer to transmit buffer */
  transmit$buffer based tx$buffer$ptr(128) byte,
  transmit$status
transmit$index
                                    byte initial(0), /* indicates transmit buffer status */
byte, /* current index into transmit buffer */
                                    byte,
                                                         /* length of buffer to be transmitted */
  transmit$length
                                   byte,
  cmd$port literally '43H',
data$port literally '41H',
a$cmd$port literally '42H',
b$cmd$port literally '42H',
linesfeed literally '0AH',
not$complete literally '07H',
owners literally '07H',
literally '07H',
literally '17,
  channel$reset literally '18H',
error$reset literally '30H',
reset$ext$status literally '10H';
                                                                                         addans ( 25 vi es 9 and 5 n = 210311-20
```

output (b\$cmd\$port) = 11H:

end MPSC\$INT\$INIT;

/* set up interrupt enables */

```
MPSC$INT$INIT: procedure (clock$rate,stop$bits,parity$type,parity$enable,
                                                  rx$char$length,rx$enable,auto$enable,
                                                   tx$char$length,tx$enable,dtr,brk,rts,
                                                  ext$en,tx$en,rx$en,stat$affects$vector,
                                                  config,priority,vector$int$mode,int$vector);
   declare
                                                                            /* 2-bit code for clock rate divisor */
              clock$rate
                                                byte.
                                                                       /* 2-bit code for number of stop bits */
/* 1-bit parity type */
               stop$bits
                                                byte.
               parity$type
                                                byte,
                                                                           /* 1-bit parity enable */
               parity$enable
                                                byte,
                                                                /* 2-bit receive character length */
               rx$char$length
                                                byte,
                                                byte, /* 1-bit receiver enable */*
byte, /* 1-bit auto enable flag */*
               rx$enable
               auto$enable
                                                                           /* 2-bit transmit character length */
/* 1-bit transmitter enable */
/* 1-bit status of DTR pin */
                                                byte,
               tx$char$length
               tx$enable
                                                byte,
               dtr
                                                byte,
                                                byte, /* 1-bit data link break enable */
               brk
                                                byte,
               rts
                                                                           /* 1-bit status of RTS pin */
               ext$en
                                                                            /* 1-bit external/status enable */
                                                byte,
                                                                         /* 1-bit Tx interrupt enable */
/* 2-bit Rx interrupt enable/mode */
                                                byte,
               tx$en
                                                byte,
               rxSen
                                                                           /* 1-bit status affects vector flag */
               stat$aff$vector
                                                byte,
                                                                           /* 1-bit system config - int/DMA */
/* 2-bit system config - int/DMA */
/* 1-bit priority flag */
/* 3-bit interrupt mode code */
/* 8-bit interrupt type code */
               config
                                                byte,
               priority
                                                byte,
               vector$int$mode
                                                byte,
               intSvector
                                               byte;
  output(b$cmd$port)=channel$reset; /* channel reset */ 1 mental = 1910028785 1819100
   output (b$cmd$port) = 14H;
                                                                          /* point to WR4 */
                                      or parity$enable;
   output (bscmdsport) = 13H;
                                                                         /* point to WR3 */
   /* set up receiver parameters */
   output(b$cmd$port)=sh1(rx$char$length,6) or rx$enable or sh1(auto$enable,5);
   or shl(brk,4) or shl(rts,1);
                                                                                                    receiveSstatus=input(dmdSport); /A.d.
   output(bscmdsport)=12H; /* point to WR2 */ (1002E3E1) legals of the property o
   output(b$cmd$port)=int$vector;
                                                               /* point to WR2, channel A */
   output (a$cmd$port) = 12H;
   /* set up interrupt modes */
  output(a$cmd$port)=shl(vector$int$mode,3) or shl(priority,2) or config;
```

inebnageb noisepilique sanso 210311-21

/* point to WR1 */

output(b\$cmd\$port)=sh1(rx\$en,3) or sh1(stat\$aff\$vector,2) or sh1(tx\$en,1)

or extsen;



```
MPSC$RECEIVESCHARACTER$INT: procedure interrupt 22H;
  /* ignore input if no open buffer */ sideness dispatis and xx
  if receive$status <> not$complete then return;
  /* check for receive buffer overrun */
  if receive$index = 128
   then receive$status=overrun;
   else do;
     /* read character from MPSC and place in buffer - note that the parity of the character must be masked off during this step if
     receiveSunder=receiveSindex),character=input(dataSport) and 7FH;
        the character is less than 8 bits (e.g., ASCII) */
     * check for line feed to end line */
     if character = line$feed
       then do; receive$length=receive$index; receive$status=complete; end;
   end:
end MPSC$RECEIVE$CHARACTER$INT;
MPSC$TRANSMIT$CHARACTER$INT: procedure interrupt 20H;
 /* check for more characters to transfer */
 if transmit$index < transmit$length
   then do;
     /* write next character from buffer to MPSC */
     output(data$port) = transmit$buffer(transmit$index);
transmit$index=transmit$index+1; /* update transmit buffer index */
end;
else transmit$status=complete;
end MPSC$TRANSMIT$CHARACTER$INT;
RECEIVESERRORSINT: procedure interrupt 23H;
 declare
                      byte; /* temporary character storage */
   temp
 receivesstatus=input(cmdsport);
temp=input(datasport);
/* discard character */
output(cmdsport)=error$reset;
/* send error reset */
 /* *** other application dependent
       error processing should be placed here *** */
end RECEIVESERRORSINT; 10 C. Wilrefriction in (E. show2int20030001) and the "
EXTERNAL$STATUS$CHANGE$INT: procedure interrupt 21H;
                               /* input status change information */
 transmit$status=input(cmd$port)
 output(cmd$port)=reset$ext$status;
 /* *** other application dependent
       error processing should be placed here *** */
end EXTERNAL$STATUS$CHANGE$INT;
                                                                      210311-19
```

2-368



APPLICATION EXAMPLE USING SDK-86

This application example shows the 8274 in a simple iAPX-86/88 system. The 8274 controls two separate asynchronous channels using its internal interrupt controller to request all data transfers. The 8274 driver software is described which transmits and receives data buffers provided by the CPU. Also, status registers are maintained in system memory to allow the CPU to monitor progress of the buffers and error conditions.

THE HARDWARE INTERFACE

Nothing could be easier than the hardware design of an interrupt-driven 8274 system. Simply connect the data bus lines, a few bus control lines, supply a timing clock for baud rate and, voila, it's done! For this example, the ubiquitous SDK-86 is used as the host CPU system. The 8274 interface is constructed on the wire-wrap area provided. While discussing the hardware interface, please refer to Diagram 1.

Placing the 8274 on the lower 8 bits of the 8086 data bus allows byte-wide data transfers at even I/O addresses. For simplicity, the 8274's $\overline{\text{CS}}$ input is generated by combining the M/IO select line with address line $\Lambda 7$ via a 7432. This places the 8274 address range in multiple spots within the 8086 I/O address space. (While fine for this example, a more complete address decoding is recommended for actual prototype systems.) The 8086's $\Lambda 1$ and $\Lambda 2$ address lines are connected to the $\Lambda 2$ and $\Lambda 1$ 8274 register select inputs respectively. Although other port assignments are possible because of the overlapping address spaces, the following I/O port assignments are used in this example:

Port Function	I/O Address
Data channel A	0000H
Command/status A	0002H
Data channel B	0004H
Command/status B	0006H

To connect the 8274's interrupt controller into the system an inverter and pull-up resistor are needed to convert the 8274's active-low, interrupt-request output, INT, into the correct polarity for the 8086's INTR interrupt input. The 8274 recognizes interrupt-acknowledge bus cycles by connecting the INTA (INTerrupt Acknowledge) lines of the 8274 and 8086 together.

The 8274 ReaD and WRite lines directly connect to the respective 8086 lines. The RESET line requires an inverter. The system clock for the 8274 is provided by the PCLK (peripheral clock) output of the 8284A clock generator.


On the 8274's serial side, traditional 1488 and 1489 RS-232 drivers and receivers are used for the serial interface. The onboard baud rate generator supplies the channel baud rate timing. In this example, both sides of both channels operate at the same baud rate although this certainly is not a requirement. (On the SDK-86, the baud rate selection is hard-wired thru jumpers. A more flexible approach would be to incorporate an 8253 Programmable Interval Timer to allow software-configurable baud rate selection.)

That's all there is to it. This hardware interface is completely general-purpose and supports all of the 8274 features except the DMA data transfer mode which requires an external DMA controller. Now let's look at the software interface.

SOFTWARE INTERFACE

In this example, it is assumed that the 8086 has better things to do rather than continuously run a serial channel. Presenting the software as a group of callable procedures lets the designer include them in the main body of another program. The interrupt-driven data transfers give the effect that the serial channels are handled in the background while the main program is executing in the foreground. There are five basic procedures: a serial channel initialization routine and buffer handling routines for the transmit and receive data buffers of each channel. Appendix D-1 shows the entire software listing. Listing line numbers are referenced as each major routing is discussed.

The channel initialization routine (INITIAL 8274), starting with line #203, simply sets each channel into a particular operating mode by loading the command registers of the 8274. In normal operation, once these registers are loaded, they are rarely changed. (Although this example assumes a simple asynchronous operating mode, the concept is easily extended for the byte- and bit-synchronous modes.)






Figure D-1. 8274/SDK-86 Hardware Interface

The channel operating modes are contained in two tables starting with line #163. As the 8274 has only one command register per channel, the remaining seven registers are loaded indirectly through the WRO (Write Register 0) register. The first byte of each table entry is the register pointer value which is loaded into WRO and the second byte is the value for that particular register.

The indicated modes set the 8274 for asynchronous operation with data characters 8 bits long, no parity, and 2 stop bits. An X16 baud rate clock is assumed. Also selected is the "interrupt on all RX character" mode with a variable interrupt vector compatible with the 8086/8088. The transmitters are enabled and all model control lines are put in their active state.

In addition to initializing the 8274, this routine also sets up the appropriate interrupt vectors. The 8086 assumes the first 1K bytes of memory contain up to 256 separate interrupt vectors. On the SDK-86 the initial 2K bytes of memory is RAM and therefore must be initialized with the appropriate vectors. (In a prototype system, this initial memory is probably ROM, thus the vector set-up is not needed.) The 8274 supplies up to eight different interrupt vectors. These vectors are developed from internal conditions such as data requests, status changes, or error conditions for each channel. The initialization routine arbitrarily assumes that the initial 8274 vector corresponds to 8086 vector location 80H (memory location 200H). This choice is arbitrary since the 8274 initial vector location is programmable.

Finally, the initialization routine sets up the status and flag in RAM. The meaning and use of these locations are discussed later.

Following the initialization routine are those for the transmit commands (starting with line #268). These commands assume that the host CPU has initialized the publicly declared variables for the transmit buffer pointer, TX_POINTER_CHx, and the buffer length, TX_LENGTH_CHx. The transmit command routines simply clear the transmitter empty flag, TX EMP-TY CHx, and load the first character of the buffer into the transmitter. It is necessary to load the first character in this manner since transmitter interrupts are generated only when the 8274's transmit data buffer becomes empty. It is the act of becoming empty which generates the interrupt not simply the buffer being empty, thus the transmitter needs one character to start.

The host CPU can monitor the transmitter empty flag, TX_EMPTY_CHx, in order to determine when transmission of the buffer is complete. Obviously, the CPU should only call the command routine after first checking that the empty flag is set.

After returning to the main program, all transmitter data transfers are handled via the transmitter-interrupt service routines starting at lines #360 and #443. These routines start by issuing an End-Of-Interrupt command to the 8274. (This command resets the internal-interrupt controller logic of the 8274 for this particular vector and opens the logic for other internal interrupt requests. The routines next check the length count. If the buffer is completely transmitted, the transmitter empty flag, TX_EMPTY_CHx, is set and a command is issued to the 8274 to reset its interrupt line. Assuming that the buffer is not completely transmitted, the next character is output to the transmitter. In either case, an interrupt return is executed to return to the main CPU program.

The receiver commands start at line #314. Like the transmit commands, it is assumed that the CPU has initialized the receive-buffer-pointer public variable, RX_POINTER_CHx. This variable points to the first location in an empty receive buffer. The command routines clear the receiver ready flag, RX_READY_CHx, and then set the receiver enable bit in the 8274 WR3 register. With the receiver now enabled, any received characters are placed in the receive buffer using interrupt-driven data transfers.

The received data service routines, starting at lines #402 and #485, simply place the received character in the buffer after first issuing the EOI command. The character is then compared to an ASCII CR. An ASCII CR causes the routine to set the receiver ready flag, RX_READY_CHx, and to disable the receiver. The CPU can interrogate this flag to determine when the buffer contains a new line of data. The receive buffer pointer, RX_POINTER_CHx, points to the last received character and the receive counter, RX_COUNTER_CHx, contains the length.

That completes our discussion of the command routines and their associated interrupt service routines. Although not used by the commands, two additional service routines are included for completeness. These routines handle the error and status-change interrupt vectors.

The error service routines, starting at lines #427 and #510, are vectored to if a special receive condition is detected by the 8274. These special receive conditions include parity, receiver overrun, and framing errors. When this vector is generated, the error condition is indicated in RR1 (Read Register 1). The error service routine issues an EOI command, reads RR1 and places it in the ERROR_MSG_CHx variable, and then issues a reset error command to the 8274. The CPU can monitor the error message location to detect error conditions. The designer, of course, can supply his own error service routine.

Similarly, the status-change routines (starting lines #386 and #469) are initiated by a change in the modem-control status lines CTS/, CD/, or SYNDET/. (Note that WR2 bit 0 controls whether the 8274 generates interrupts based upon changes in these lines. Our WR2 parameter is such that the 8274 is programmed to ignore changes for these inputs.) The service routines simply read RR0, place its contents in the STATUS_MSG_CHx variable and then issue a reset external status command. Read Register 0 contains the state of the modem inputs at the point of the last change.

Well, that's it. This application example has presented useful, albeit very simple, routines showing how the 8274 might be used to transmit and receive buffers using an asynchronous serial format. Extensions for byteor bit-synchronous formats would require no hardware changes due to the highly programmable nature of the 8274's serial formats.



8274 APPLICATION BRIEF PROGRAM

ISIS-II MCS-86 MACRO ASSEMBLER V2 1 ASSEMBLY OF MODULE ASYNCB OBJECT MODULE PLACED IN :F1: ASYNCB. OBJ ASSEMBLER INVOKED BY. ASM86 :F1 ASVINCB SRC LOC OBJ LINE SOURCE 8274 APPLICATION BRIEF PROGRAM : * PRICE DELCONOCION IN SUPER CHANGE DRAKE B PUBLIC DELCONOCION IN SUPER CHANGE CHANGE B ;* *

* THE 8274 IS INITIALIZED FOR SIMPLE ASYNCHRONOUS SERIAL

* FORMAT AND VECTORED INTERRUPT-DRIVEN DATA TRANSFERS.

* * FORMET AND VECTORED INTERRUPT-DRIVEN ORTH TRANSFERS

* THE INITIALIZATION ROUTINE FLSO LORDS THE 8886'S INTERRUPT

* VECTOR TABLE FROM THE CODE SECHENT INTO LOM RAM ON THE

* SOK-86. THE TRANSMITTER AND RECEIVER ARE LEFT EMBRLED.

* FOR TRANSMIT, THE CPU PRSSES IN MEMORY THE POINTER OF A

* BUFFER TO TRANSMIT AND THE BYTE LENGTH OF THE BUFFER.

* THE ONTH TRANSFER PROCEDU USING INTERRUPT-DRIVEN TRANSFERS.

* A STATUS BIT IN MEMORY IS SET WHEN IF BUFFERS IS EMPTY.

* THE BUFFER IS FILLED UNTIL A "OR_CHAP" CHARACTER TO FILL.

* THE BUFFER IS FILLED UNTIL A "OR_CHAP" CHARACTER TO FILL.

* THE BUFFER IS FILLED UNTIL A "OR_CHAP" CHARACTER IS RECEIVED.

* A STATUS BIT IS SET AND THE CPU MAY READ THE RX POINTER TO

* OFTERWINE THE LOCATION OF THE LIFST CHARACTER. 11 12 18 19 20 ; * DETERMINE THE LOCATION OF THE LAST CHARACTER. 21 22 ALL ROUTINES ARE ASSUMED TO EXIST IN THE SAME CODE SECNENT.

• CALL'S TO THE SERVICE ROUTINES ARE ASSUMED TO BE "SHORT" OR

• INTRASEGMENT (ONLY THE RETURN ADDRESS IP IS ON THE STACK). 23 24 25 26 27 28 29 38 210311-24



MCS-86 MACRO RSSEMBLER	ASYNCB							
nus-oo nnuku nssenblek	HISTINGS							
LOC OBJ	LINE	SOURCE						
		- Sounda						
	31							
	32 33	NAME ASYNCE	MODULE	NAME				
		PUBLIC DECLARATIONS FO	OR COMMAND	ROUTINES				
	35	TOOLIO PLOLINITIONO I	on consess	KOOTTIES				
	36	PUBLIC INITIA	_8274	INITIALIZATION ROUT	TINE			
	37	PUBLIC TX_COM	MAND_CHB	TX BUFFER COMMAND (CHANNEL B			
	38	PUBLIC TX_CON	MAND_CHA	TX BUFFER COMMAND (CHANNEL A			
	39 40			RX BUFFER COMMAND (
	41	PUBLIC KALCON	man_com					
	42	PUBLIC DECLARATIONS FO	OR STATUS	VARTARI ES				
	43		Personal Property	AND THE PARTY OF T				
	44	PUBLIC RX_REAL	XY_CHB	KY KEHINA LING THR				
	45	PUBLIC RX_REAL	YY_CHA	RX READY FLAG CHA TX EMPTY FLAG CHB				
	46 47	PUBLIC TX_EMPT	LA CHB	TX EMPTY FLAG CHB				
	48	PUBLIC DV COLD	IT CUD	DV DIECED COUNTED C	HET. THE CENTRAL	BURNET SET #		
	49	PUBLIC RX_COU	IT_CHA	TX EMPTY FLAG CHA RX BUFFER COUNTER C RX BUFFER COUNTER C ERROR FLAG CHB ERROR FLAG CHB	HA TIMESTA			
	50	PUBLIC ERROR_M	ISG_CHB	ERROR FLAG CHB	SECTION REPRESENT			
	51	PUBLIC ERROR_M	ISG_CHA	ERROR FLAG CHA				
	52	PUBLIC STATUS.	MSG_CHB	STATUS FLAG CHB				
	53 54	13713	Maria Maria	Stilles Line of all				
	55	PUBLIC DECLARATIONS FO	D UNDIAN					
	56	AND RECEIVE COMMANDS.	W AUNTURE	ES PRISSED TO THE TRA	MSMIT			
	57							
	58	PUBLIC TX_POIN	ITER_CHB	TX BUFFER POINTER F	OR CHB			
	59	PURITY TY I FU	TU PUD	TV I CHOTH OF DIRECT	COD CUD			
	60	PUBLIC TX_POIN	ITER_CHA	TX BUFFER POINTER F	OR CHA			
	62			TX LENGTH OF BUFFER RX BUFFER POINTER F				
	63			RX BUFFER POINTER F		*4		
	64							
		; I/O PORT ASSIGNMENTS			solenstroperso	NUMBER OF STREET		
	66	CHANNEL A PORT ASSIGNA	ENTS					
	68	Personal II FORT IIDDIGH						
9999		DATA_PORT_CHA	EQU	9	DATA 1/0 PO	PT		
0002		COMMAND_PORT_CHA		2	COMMAND POR			
9992		STATUS_PORT_CHA	EQU	COMMAND_PORT_CHA	STATUS PORT			
	72 73	CHRINNEL B PORT ASSIGNA	EUTC					
	74	COMMERCE D LOW! UPSTON	EHIS					
0004		DATA_PORT_CHB	EQU	4	DATA I/O PO	RT		
9996		COMMAND_PORT_CHB	EQU	6	COMMAND POR			
9996		STATUS_PORT_CHB	EQU	COMMAND_PORT_CHB	STATUS PORT			
	78	NICE CHETCH COUNTER						
	79 80	MISC SYSTEM EQUATES						
9990		CR_CHR EQU	90H	ASCII CR CHARACTER	CODE			
9299		INT_TABLE_BASE EQU		INT. VECTOR BASE AC				
9500	83	CODE_START EQU		START LOCATION FOR				
	84							
	85 +1	\$EJECT .						
	86	DOM OCCUTOMENTO FOR A	OTO CECHE	ur ,				
	87 88	RAM ASSSIGNMENTS FOR D	min seune					
	89	DATA SEGMENT						
	90							
							210311-25	5

MCS-86 MACRO ASSEMBLER	ASYNCB						
LOC OBJ	LINE	SOURCE					
	91	VECTOR INTERR	UPT TABL	LE - AS	SSUME INITIAL 8274 INTERRUPT		
	92				FOR EACH VECTOR. THE TABLES TO		
	93				CODE SEGMENT REGISTER VALUE		
	94	THE TABLE IS I					
	95						
9299	96	ORG	INT_TE	ABLE_BE	SE - De agrantica de la tratación de la tratac		
	97						
0200 0000	98	TX_VECTOR_CHB	DH	0	TX INTERRUPT VECTOR FOR CHB		
0202 0000	99	TX_CS_CHB	DW	0			
	100				.		
9294 9998	191	STS_VECTOR_CHB		0	STATUS INTERRUPT VECTOR FOR CHB		
0206 0000	102	STS_CS_CHB	DW	8			
	103						
9298 9999	104				RX INTERRUPT VECTOR FOR CHB		
020A 0000	105	RX_CS_CHB	DM	0			
929C 9899	106	FRE LEGERE CO.	011				
828E 8888	197	ERR_VECTOR_CHB		0	ERROR INTERRUPT VECTOR FOR CHB		
020C 0000	109	ERR_CS_CHB	DM	0			0582 92
8218 8888	110	TX_VECTOR_CHA	DW	0	****		
9212 9999	111	TX_CS_CHA	DM	0	.TX INTERRUPT VECTOR FOR CHR		
0000	112	IN_US_UNI	DM .	ю			
8214 8888	113	STS_VECTOR_CHA	nu	0	STATUS INTERRUPT VECTOR FOR CHA		
0216 0000	114	STS_CS_CHA	DM	9	STRIUS TRIERROFT VECTOR FOR CHH		
	115	515_05_0/M	UM				
8218 9899	116	RX_VECTOR_CHA	DM	9	RX INTERRUPT VECTOR FOR CHA		
8218 9999	117	RX_CS_CHA	DW	0	AND THIERWORL AFFORM LOW CHIL		
	118	11120220181	011				
821C 8888	119	ERR_VECTOR_CHA	DW	0	ERROR INTERRUPT VECTOR FOR CHA		
821E 9000	129	ERR_CS_CHA	DW	0	6.5 91		
	121						
	122	MISC RAM LOCAT	IONS FO	R CHAN	NEL STATUS AND POINTERS		
	123						
	124	CHANNEL B POIN	TERS AN				
	125						
8229 9999	126	TX_POINTER_CHB		0	TX BUFFER POINTER FOR CHB		
8222 8888	127	TX_LENGTH_CHB		9	TX BUFFER LENGTH FOR CHB		
8224 8888	128	RX_POINTER_CHB		0	, RX BUFFER POINTER FOR CHB		
8226 9999 8228 99	129		DW	0	RX LENGTH COUNTER FOR CHB		
3229 98	131	TX_EMPTY_CHB	DB	0	TX DONE FLAG		
322A 90	132	RX_READY_CHB	DB	0	READY FLAG (1 IF CR_CHR RECEIVED, ELSE 0)		
3228 80	132	STATUS_MSG_CHB ERROR_MSG_CHB		8	STATUS CHANGE MESSAGE		
X2D 00	134	EKKUK_NSG_CHB	DR	0	ERPOR STATUS LOCATION (8 IF NO ERROP)		
	135	CHANNEL A POIN	TEDE OU	CTOTI	NO. 4 100 1018 4012 S 100 E0 8EX - 88E		
	136	CHAMMET IL LOTA	ICKO UNI) Sinii	15		
322C 9999	137	TX_POINTER_CHA	DM -	- 0	TX BUFFER POINTER FOR CHA		
322E 0000	138	TX_LENGTH_CHA			TX BUFFER LENGTH FOR CHA		
3238 9008	139	RX_POINTER_CHA	7.7	0	RX BUFFER POINTER FOR CHA		
1232 0000	149		DW	0	RX LENGTH COUNTER FOR CHA		
3234 00	141		DB	8	· TX DONE FLAG		
0235 00	142			0	READY FLAG (1 IF CR_CHP RECEIVED, ELSE 0:		
3236 00	143	STATUS_MSG_CHA			STATUS CHANGE MESSAGE		
3237 00	144	ERROR_MSG_CHA	DB	0	ERROR STATUS LOCATION (0 IF NO ERROR)		
210311-27	145						
	146	DATA	ENDS				
	147						
		\$EJECT					

MCS-86 MACRO ASSEMBLER	ASYNCE			
LOC OBJ	LINE	SOURCE		
	149			
	150	ABC SEGMENT AND		
	151	ASSUME CS. ABC. DS DATA-SS DATA		
9500	152	ORG CODE_START HERE MARE GRAND 27 13847 347		
	153			
	154	, ************************************		
	155	;*		
	156	* PARAMETERS FOR CHANNEL INITIALIZATION **		
	157	* 80 * 80.200AT		
	158	; ************************************		
	159	ANY AND RATTOR PROPERTY STREETS. B SECURITION OF THE SECURITIES OF THE SECURITION OF		
	168	CHANNEL B PARAMETERS		
	161			
	162	MR1 - INTERRUPT ON ALL RX CHR, VARIABLE INT VECTOR, TX INT ENABLE		
0500 01	163	CNDSTRB DB 1:16H		
0501 16				
	164	MR2 - INTERRUPT VECTOR		
8582 82	165	DB 2, (INT_TABLE_BASE/4)		
9593 89			991	
	166	WR3 - RX 8 BITS/CHR RX DISABLE		
0504 03	167	DB 3, 600H 4 ND 480, 20, XT		
0505 C0				
	168	MR4 - X16 CLOCK, 2 STOP BITS, NO PARITY		
9596 94	169	DB 4,4CH 49 AND	216	
0507 4C	200	7 1011		
	179	; MRS - DTR ACTIVE, TX 8 BITS/CHR. TX ENABLE, RTS ACTIVE		
9598 95	171	DB 5, BERH		
9589 ER	-1.	O CIN		
	172	; WR6 AND WR7 NOT REQUIRED FOR ASYNC		
959A 99	173	DB 0.0		
959B 99				
	174			
	175	CHANNEL A PARAMETERS		
	176	CONDUCT B POLICES OR STRING		
	177	; MR1 - INTERRUPT ON ALL RX CHR; TX INT ENABLE		
959C 91	178	CHOSTRA DB 1,12Hpc 454 Variation agreed WE B 46 BACLACTINICALAT		
050D 12				
	179	HR2 - VECTORED INTERRUPT FOR 8886		
050E 02	180	08 2,38H (2 M 2 M 3 M 3 M 3 M 3 M 3 M 3 M 3 M 3 M		
950F 30		31.3 56) vi. 4 81 60.0796.st		
	181	WR3 - RX 8 BITS/CHR. RX DISABLE		
9519 93	182	DB 3.000H average above assets. As 51 decay arrang		
0511 C0				
	183	: WR4 - X16 CLOCK, 2 STOP BITS, NO PARITY		
8512 84	184	DB 4,4CH AUTHOR ON POSTERIOR & LINESCO.		
9513 4C				
	185	, MRS - DTR ACTIVE, TX 8 BITS/CHR, TX ENABLE, RTS ACTIVE		
8514 85	186	DB 5. GEAH CONTROL OF STATE OF		
8515 EA	5.741	PRO NOT RETROLE VIETNA IN		
	187	; WR6 AND WR7 NOT REQUIRED FOR ASYNC		
9516 00	188	DB 0.0		
9517 99	100	TO THE PROPERTY OF THE PROPERT		
	189			
		FEJECT AND TO AN ADDITION OF THE STATE STA		



MCS-86 MACRO ASSEMBLER	ASYNCB		
LOC OBJ	LINE		
LOC 063	LINE		
	191		
	192	START OF COMMAND ROUTINES	
	193	STRKT OF COMPAND ROUTINES	
	194	, ***********************	
	195	,*	
	196		
	197	* INITIALIZATION COMMAND FOR THE 8274 - THE 8274 *	
		* IS SETUP ACCORDING TO THE PARAMETERS STORED IN	
	198	* PROM ABOVE STARTING AT CHSTRB FOR CHANNEL B AND	
	199	7* CHOIKE FOR CHIMBEL II.	
	200	* MUNDON BELLEG BY VO. GELLEGIEN, 30 TON *	
	291	,**************************************	
0510	292		
0518	203	INITIAL_8274	
	294	COPY INTERRUPT VECTOR IP AND CS VALUES FROM PROM TO PAM	
9518 C79699929896	295	MOV TX_VECTOR_CHB, OFFSET XNTINB , TX DATA VECTOR CHB	
051E 8C0E0202	206	The state of the s	
9522 C79604023506	207	MOV STS_VECTOR_CHB; OFFSET STAINB STATUS VECTOR CHB	
9528 8C0E0602	208	MOV STS_CS_CHB, CS	
052C C70608024906	209	MOV RX_VECTOR_CHB, OFFSET RCVINB RX DATA VECTOR CHB	
9532 8C0E0R02	210	NOV RX_CS_CHB; CS 1 3/32 300,73/34 3/160 3/0	
9536 C7969C927796	211	MOV ERR_VECTOR_CHB, OFFSET ERRINB , ERROR VECTOR CHB	
053C 8C0E0A02	212	MOV RX_CS_CHB, CS	
0540 C70610028C06	213	MOV TX_VECTOR_CHA, OFFSET XMTINA .TX DATA VECTOR CHA	
9546 8C9E1292	214	MOV TX_CS_CHA, CS	DEBIG SIR
054A C7061402B906	215	MOV STS_VECTOR_CHA, OFFSET STAINA , STATUS VECTOR CHA	
9559 8C9E1682	216	MOV STS_CS_CHA, CS	
9554 C7961892CD96	217	MOV RX_VECTOR_CHA, OFFSET RCVINA ;RX DATA VECTOR CHA	
955A 8C9E1A92	218	MOV RX_CS_CHR, CS	
055E C7061C02F806	219	MOV ERR_VECTOR_CHA. OFFSET ERRINA , ERROR VECTOR CHA	
0564 8C0E1E02	220	MOV ERR_CS_CHA; CS	
	221	A THE CHANGE STREET STREET STREET IS ONLINE TO	
	222	COPY SETUP TABLE PARAMETERS INTO 8274	
	223	*	
9568 BF9995	224	MOV DI, OFFSET CHOSTRB , INITIALIZE CHB	
956B BA9699	225	MOV DX. COMMAND_PORT_CHB	
056E E82E00	226	CALL SETUP COPY CHB PARAMETERS	
9571 BF9C95	227	MOV DI, OFFSET CMDSTRA , INITIALIZE CHA	
9574 BR9299	228	MOV DX, COMMAND_PORT_CHA	
0577 E82500	229	CALL SETUP COPY CHA PARAMETERS	
	230	SALE SETON FOR THE TENDE TENDE	
		; INITIALIZE STATUS BYTES AND FLAGS	
	232	N MA	
057A B80000	233	MOV AX 8 SET VINE NEED S AND STREET WOR	
057D R22B02	234	MOV ERROR_MSG_CHB, AL CLEAR ERROR FLAG CHB	
0580 A23702	235	MOV AX. 0 MOV ERRORLMSG_CHB; AL CLEAR ERROR FLAG CHB MOV ERRORLMSG_CHB, AL CLEAR ERROR FLAG CHB MOV STATUS_MSG_CHB, AL CLEAR STATUS FLAG CHB MOV STATUS_MSG_CHB, AL CLEAR STATUS FLAG CHB	
9583 R22R92	236	MOV STATUS_MSG_CHB, AL CLEAR STATUS FLAG CHB	
0586 R23602	237	MOV STRTUS_NSG_CHR, AL CLEAR STRTUS FLAG CHR	
9589 A32692	238	MOV RX_COUNT_CHB; AX , CLEAR RX COUNTER CHB	
958C R33292	239	MOV RX_COUNT_CHB, AX , CLEAR RX COUNTER CHB 1995 MOV RX_COUNT_CHR, AX , CLEAR RX COUNTER CHB 1995	
958F B991	249	MOV OL 1	
	241	NOV RX_READY_CHB, AL SET RX DONE FLAG CHB	
8594 R23582	242	MOV RX_READY_CHA, AL SET RX DONE FLAG CHA	
8597 A22882			
059A R23402	243	NOV TX_EMPTY_CHB, AL SET TX DONE FLAG CHB NOV TX_EMPTY_CHB, AL SET TX DONE FLAG CHB	
8590 FB	245		
859E C3	245		
00X C3	247		
859F 8985		CCTIES. MAIL OF COLUMN POPULATION CONTINUE	
0001 01100	248	SETUP: MOV AL, [DI] , PARAMETER COPYING ROUTINE	
95A1 3C99	249	CHP AL 0	
95A3 7494	250	JE DONE	040044 00
			210311-28

```
LOC ORT
                      LINE
                                                             OUTPUT PARAMETER
 9585 EE
                       251
                                     TIM
                                            DX AL
 9586 47
                       252
                                     THE
                                            DI
                                                                 POINT AT NEXT PARAMETER
 95A7 EBF6
                       253
                                     THP
                                            SETTIP
                                                                 - GO LOAD IT
                       254
05A9 C3
                              DONE
                                     RET
                                                                 DONE - SO RETURN
                       255
                       256 +1 $EJECT
                       258
                              259
                       268
                              * TX CHANNEL B COMMAND ROUTINE - ROUTINE IS CALLED TO *
                       261
                                   TRANSMIT A BUFFER THE BUFFER STARTING ADDRESS,
TX_POINTER_CHB, AND THE BUFFER LENGTH, TX_LENGTH_CHB,
                       262

    MUST BE INITIALIZED BY THE CALLING PROGRAM
    BOTH ITEMS ARE WORD VARIABLES.
                       263
                       264
                       265
                       266
                              267
                                    9588
                              TX_COMMAND_CHB:
05AA 50
                       269
05AB 57
                       278
05AC 52
                       271
959D C696289299
                       272
95B2 BB9499
                       273
0585 883E2002
                       274
0589 8A05
                       275
05BB EE
                       276
05BC 5A
                       277
                                     POP
                                     POP DX 20 840 23.XT VOI
POP DI LITTO POTATO BATANZ TERRAD SAO MILITALIZZO WAR
05BD 5F
05BE 58
                                     POP AX
RETURN
05BF C3
                       288
                       281
                       282
                              283
                             ;*
                                   TX CHANNEL A COMMAND ROUTINE - ROUTINE IS CALLED TO *
                       284
                                  TX CHANNEL A COMMEND ROUTINE - ROUTINE IS CHILED TO
TRANSMIT A BUFFER THE BUFFER STARTING ROOMES.
TX.PDINTER.CHR. AND THE BUFFER LENGTH. TX.LENGTH.CHR.
MUST BE INITIALIZED BY THE CALLING PROGRAM.
BOTH ITEMS ARE MORD VARIABLES.
                       285
                       286
                             ;*
                       287
                       288
                       289
                                    MRND_CHR:
PUSH RX SRVE REGISTERS
PUSH DI
                              290
                       291
RSCR
                              TX_COMMAND_CHA:
                       292
05C0 50
                       293
05C1 57
                       294
                       295
05C2 52
                                     PIISH
                                           DX
TX_EMPTY_CHA. 0 .CLEAR EMPTY FLAG
DX. DATA_PORT_CHA
.SETUP PORT POINTER
DIJ TX_POINTER_CHA
.GET TIX BUFFER POINTER CHA
RL. [DI] .GET FIRST CHAMPACTER TO TX
DX. AL. .OUTPUT IT TO 8274 TO GET IT STAPTED
05C3 C606340200
                       296
                                     MOV
05C8 BA0000
                       297
                                     MOV
05CB 8B3E2C02
                       298
                                     MOV
05CF 8A05
                       299
9501 FF
                       300
                                     OUT
                                    POP DI 10 2379/02-193 993-194 394 3942-19402-194 9949
95D2 59
                       301
0503 SF
                       302
05D4 58
                       303
                                    POP
                                           AX
                                            RX 30 300 VRETURN 3 350 VERSUS 400
0505 C3
                       384
                                    RET
                       305
                       386
                              397
                       308
                                   RX COMMAND FOR CHANNEL B - THE CALLING POLITINE MUST
                                   INITIALIZE RX_POINTER_CHB TO POINT AT THE RECEIVE
                       309
                       310
                                   BUFFER BEFORE CALLING THIS ROUTINE
                                                                      SEUR NW H, 1011
                                                                                                                210311-29
```



```
MCS-86 MACRO ASSEMBLER ASVINCE
 LOC OBJ
                                            LINE
                                                            SOURCE
                                              311
                                                           **********************
                                              312
                                              313
 05D6
                                                            RX COMMAND CHR
                                              314
 9506 59
                                              315
                                                                         FUSH AV. SAVE REGISTERS
 0507 52
                                              316
                                                                          PUSH DX
                                                                                     DX
RX_READV_CHB 0 :CLEAR RX READV FLAG
RX_COUNT_CHB 0 :CLEAR RX COUNTER
DX: COMMAND_PORT_CHB .POINT AT COMMAND FORT
RL 3 .SET UP FOR NR3
DX: RL
 0508 C606290200
                                              317
                                                                          MOY
 0500 C70626020000
                                              318
                                                                          1904
 05E3 BA0600
                                              319
                                                                         HOY
 05E6 B003
                                              320
                                                                          MOY
 05E8 EE
                                              321
                                                                          OUT
 05E9 B0C1
                                                                          MOV
                                                                                       AL OCIH , MR3 - 8 BITS/CHR, ENABLE PX
                                                                                     DX RL DX SHITTEN STIPME ZWING MITTER & LINEPELL DX
 05EB EE
                                              323
                                                                         OUT
                                                                        POP DX
POF RX
RET PETURN
 ASEC 5A
                                              324
 95FD 58
                                              325
 RSEE C3
                                              326
                                              327
                                                           228
                                                         RX COMMAND FOR CHANNEL A - THE CALLING ROUTINE MUST
INITIALIZE RX_POINTER_CHA TO POINT AT THE RECEIVE
BUFFER BEFORE CALLING THIS ROUTINE
                                              329
                                              330
                                              331
                                              332
                                              333
                                                           ;*********************
                                              334
                                              335
                                                                         PUSH AX SAVE REGISTERS
PUSH DX
 05EF
                                              336
                                                            RX_COMMAND_CHA:
 05EF 50
                                              337
 05F0 52
                                              338
                                                                                      DX
RX_READV_CHA. 8 - CLEAR RX READV FLAG
RX_COUNT_CHA. 8 - CLEAR RX COUNTER
RX_COUNT_CHA. 8 - CLEAR RX READV FLAG
RX_COUNT_CHA
 05F1 C606350200
                                              339
                                                                         MOV
                                                                                      85F6 C78632828888
                                              348
                                                                         MOV
 05FC BA0200
                                              341
                                                                         MOV
 05FF B003
                                              342
                                                                         MOV
 9691 EE
                                              343
                                                                       OUT DX. PL.
HOV RL. BC1H : MP3 - 8 BITS/CHR. EMPBLE RY.
DUT DX. PL.
POP DX.
POP RX
RET : RETURN
                                                                         OUT
 9692 B9C1
 9694 FF
                                             345
 0605 5A
                                              346
 0606 58
                                              347
 0607 C3
                                              348
                                             349
                                              350 +1 $EJECT
                                              351
                                              352
                                                            353
                                                                             START OF INTERRUPT SERVICE ROUTINES
                                              354
                                              355
                                                          356
                                             357
                                                          CHRANEL B TRANSMIT DATA SERVICE ROUTINE
                                             358
                                                         CHRANEL B TRANSHIT DATA SERVICE ROUTINE

XMTIMB: PUSH DX SAVE REGISTERS
PUSH DI
PISH BY
                                             359
9698 52
                                             360
9609 57
                                             361
968A 58
                                                                        PUSH AX
CALL EOI
                                                                                      EDI SEND EDI COMMIND TO 8274
TX_POINTER_CHB POINT TO NEXT CHARACTER
TX_LENGTH_CHB , DEC LENGTH CONJUSTED.
060B E80201
                                             363
968F FF862882
                                             364
                                                                                      TX_POINTER_CHB POINT TO THE TABLE TX_LENGTH_CHB DEC LENGTH COUNTER
9612 FF8F2292
                                             365
9616 749E
                                             366
                                                                         JE
9618 BA9499
                                                                                    DX DATA_PORT_CHB _____NOT_DONE - GET_NEXT_CHARACTEP
DI, TX_POINTER_CHB
                                             367
                                                                         MOV
961B 8B3E2992
                                             368
                                                                         MOV
                                                                                     DI. TX_POINTER_CHB
AL. [DI] ... PUT CHARACTER IN AL
DX. AL ... OUTPUT IT TO 8274
961F 8A95
                                             369
                                                                         MOY
0621 EE
                                                                                                                                                                                                                            210311-30
```



HCS-86 MACRO ASSEMBLER	ASYNCB						
FOC OB1	LINE	SOURCE					
9622 58	371		POP '	AX	RESTORE REGISTERS		
0623 5F	372		POP	DI	********************************		
9624 5A	373		POP	DX			
9625 CF	374		IRET		RETURN TO FOREGROUND		
9626 BR9699	375	XIB:	MOV	DX, COMMAND_PORT	CHB ALL CHARACTERS HAVE BEEN SEND RESET TRANSMITTER INTERRUPT PENDING		
9629 B928	376		MOY	AL 28H	RESET TRANSMITTER INTERRUPT PENDING		
962B EE	377		OUT	DX. AL	AREA REPORTED BY MALLY WELLES - COMMITTEE OF THE STATE OF		
962C C696288201	378		MOV	TX_EMPTY_CHB, 1	DONE - SO SET TX EMPTY FLAG CHB		
9631 58	379		POP	RX CHARGO TH	RESTORE REGISTERS		
9632 5F	380		POP	DI	261 304 PU 133		
9633 5A	381		POP	DX	201 309 70 132		
9634 CF	382		IRET		RETURN TO FOREGROUND		
	383		2116				
	384	CHANNE	B STA	TUS CHANGE SERVICE	POLITINE		
	385			THE STREET SERVICE	161 909		
9635 52	386	STAINB:	PUSH	DX	SAVE REGISTERS		
9636 57	387		PUSH	DI	Come neglicities		
9637 59	388		PUSH		*******************************		
9638 E80500	389		CALL	FOI	SEND FOI CONNIAND TO 8274		
963B BA9688	390		MOV	DY. COMMISSION PORT	; SEND EOI CONMAND TO 8274 LCHB ; READ RRO		
963E EC	391		IN	AL DX	PEAN PRO OF NO. STREET, CALLED STREET		
963F R22R92	392		MOA	STATUS MEG CHE	AL : PUT RRO IN STATUS MESSAGE		
0642 B010	393		MOV	OI 40U	CENT DECET CTOTIC INT COMMOND TO 0074		
9644 EE	394		OUT	DX AL	SEND RESET STATUS INT COMMAND TO 8274		
9645 58	395		POP		RESTORE REGISTERS		
9646 5F	396		POP	0.1			
9647 5A	397		POP	DX			
9648 CF	398						
9040 LF .			IKEI		ROUTINE SALES AND THE SALES AN		
	399	01101111		FILES SOTO CERLISO	ROUTINE PROJET & PROJETION OF WORLD		
	400	, CHINNE	T B KEL	FIAFO DHIH SEKATCE	ROUTINE SED TRIPS SERVIND SES YOU		
8649 52	402	RCVINB.	DUCU	NU	SAVE REGISTERS		
964A 57	403	KCYIND.			SHARE KERISIEKS THE TOTAL TOTAL		
964B 59	494		PUSH	00' 18 3 3 3 3 3 3 1		385	
964C E8C100	405		CALL	EOI	SEND EOI COMMAND TO 8274		
864F 8B3E2482	406		MOY	DI DY DOINTED C	DENN FOI COMMINIO TO 0514	346	
9653 BR0400	407		MOV	511 BATE CORT OF	DO JOET WY CHO DOWLER LOTHIER		ecas se
9656 EC	488		IN	DX. DATA_PORT_CH	CCOC CUIODOCATES		
9657 88 9 5	409		HOA	FALL DA	STORE IN BUFFEP		
9659 FF962492	419		TAIC	DV DOTATED CUD	BUMP THE BUFFER FOINTER		
9650 FF962692	411		INC	RALPUINTERLUND	- BUMP THE COUNTER		
9661 309D	412		CMP	OF CD CHO	TEST IF LAST CHAPACTER TO BE RECEIVED		
9663 750E	413		JNE	nen			
9665 C696299201	414		MOV	KID DEGRU CHE 4	YES SET READY FLAG		
966A BA9699	415		MOV	NA_KERUT_URD; 1	CUR COUNT OF COMMOND POOT		
966D B893	416			DAY COMMINDEPORT	_CHB		
966F EE	417		MOV	nu s	- KATIVI HI MK2		
9670 B808	418		MOV	ON PIL	DISABLE RX		
9672 EE	419			UT BOOM	- VIONOLE KA		
9673 58		DIE	OUT	DX. AL	CITIES NOW DECEMBER DESIGNED NEWS SECTION		
9674 5F	420	RIB.	POP		EITHER WAY RESTORE REGISTERS		
9675 SR	421 422		POP POP	10			ee nisse
9675 OH 9676 CF	422		TOFT	DX -	Detiral to concessus.		28283 D036
pore cr	423		IKE		RETURN TO FOREGROUND		
	424			Gran Gran			
	425	CHANNE	L B ERR	UK SERVICE ROUTINE	PETURN TO POPEGROUND		
	426		-237.500	BRUD TYCH THE - THE	NO. TOWN SHOT THOSE AFREE SACE YOU		
	427	ERRINE	PUSH	DX	SAVE REGISTERS		
9677 52	100						
9678 58	428		PUSH	AX po un			
	428 429 438		PUSH	ECT DX: COMMAND_PORT	SENC EDI COMMANO TO 8274	369	NELE BRJE2892 HOLF BRSS MC21 EE

MCS-86 MACRO ASSEMBLER	ASYNCE							
TICS OF THICKS TISSEINDEEK	пэтись							
LOC OBJ	LINE	SOURCE						
067F B001	431		MOV		POINT AT RR1			
9681 EE	432		OUT		STANDO BET SPENS. PAGETWOODERS			
9682 EC	433		IN		READ RR1			
9683 R22B92	434		HOY		AL SAVE IT IN ERROR FLAG			
9686 B939	435		MOV		SEND RESET ERROR COMMAND TO 8			
9688 EE	436		OUT		A THEORY RESERVENCE OF THE RES			
0689 58	437		POP	RX				
068R 5A	438		POP	DX				
9688 CF	439		IRET	DV.	.89 - 300			
000D Cr	440		IKEI		RETURN TO FOREGROUND			
		01100111						
	441	; CHIMNIE	L H TRE	INSMIT DATA SERVI				
0000 50	442							
068C 52	443	XMTINA:		DX	SAVE REGISTERS			
9680 57	444		PUSH		DESCRIPTION TO FOREST			
068E 50	445		PUSH	AX				
968F E87E99	446		CALL	EOI	SEND EOI COMMAND TO 8274			
0692 FF062C02	447		INC	TX_POINTER_CHA	, POINT TO NEXT CHARACTER			
0696 FF0E2E02	448		DEC	TX_LENGTH_CHA	DEC LENGTH COUNTER			
069R 740E	449		JE	XIA	TEST IF DONE			
969C BR9999	450		MOV	DX, DATA_PORT_0	CHA NOT DONE - GET NEXT C	HARACTER		
069F 8B3E2C02	451		MOV	DI, TX_POINTER.				
96A3 8A95	452		HOY	AL, [DI]	PUT CHARACTER IN AL		4.65	1998 00/19
9685 EE	453		OUT	DX, AL	OUTPUT IT TO 8274			
9686 58	454		POP	RX	RESTORE REGISTERS			
96R7 5F	455		POP		TI 3/FE SE SECURE SETS			
96A8 5A	456		POP		S SHE THERE SHEET EARLY			
06R9 CF	457		IRET	Man and the second of the	RETURN TO FOREGROUND			
96AA BA9299	458	XIA:	MOV	DV COMMOND DOD	RT_CHA ALL CHARACTERS HAVE B			
96AD B928	459	oan.	MOV	AL 28H				
06AF EE	460		OUT		RESET TRANSMITTER INTERRUPT P	FUDING		
96B9 C696349291	461		MOV		DETURN TO FORES			
0685 58	462		POP	RX RX	L ; DONE - SO SET TX EMPTY FLAG C	HB		
9686 5F	463		POP	UV NOT	RESTORE REGISTERS			
96B7 5A	464		POP	DI	NOST RURNS TO TESUED ON CHRINEL			
96B8 CF	465		IRET	DX				
0000 01	466		IKE		RETURN TO FOREGROUND			
	467	CHONNE	0.570	THE OHIOLOG	The state of the s			
		, CHIMINE	L H SIH	TUS CHHNGE SERVIC	E ROUTINE MALTHALAMAN NO			
8689 52	468	C701110						
968A 57	469	STAINA		DX	SAVE REGISTERS			
	470		PUSH	DI				
36BB 50	471		PUSH	AX				
96BC E85199	472		CALL	EOI	SEND EDI COMMAND TO 8274			
36BF BA0200	473		HOV	DX. COMMAND_POR	T_CHA			
36C2 EC	474		IN	AL. DX				
36C3 A23602	475		NOV	STATUS_MSG_CHA,	AL PUT RRO IN STATUS MES	SAGE		
36C6 B010	476		MOV	RL/ 19H	SEND RESET STATUS INT COMMAND	TO 8274		
36C8 EE	477		OUT	DX, AL	33112112	30		
36C9 58	478		POP	AX	- RESTORE REGISTERS			
36CA 5F	479		POP	DI				
16CB 5A	488		POP	DX				
6CC CF	481		IRET					
	482		TCSIL					
	483	CHANNEL	A RECE	ELVED DATA SERVICE	E ROUTINE			
CON EQ.	484							
600 52 CONSOLUBITATION		RCVINA.	PUSH	echnical xo	· SAVE REGISTERS	pia.		
inserts, 1977, 77 336	486	ess, N	PUSH	Minister, 10				
6CF 50	487		FUSH	AX	stronics Book			
6D0 E83D00		J STR	CALL 8	E01 took	SEND EDT COMMAND TO 8274		sold blin	
	489		MOV	DI RX_POINTER_	CHA GET RX CHA BUFFER POIN	NTER		
6D7 BA0000	490		MOV	DX. DATA_PORT_C		The state of the s		
The same of the sa								210311-32



## SOUR BROSS #92	MCS-86 MACRO ASSEMBLER	ASYNCB									
900 EC 491 NN FL. DX ACRIC CHRRACTER 800 808 802 492 NIC CR. STOCK IN SUPPLY 800 FRECZOR 902 1NC RX.PDINTEC.N. SUPPLY THE SUPPLY 802 FRECZOR 903 1NC RX.PDINTEC.N. SUPPLY THE SUPPLY 804 FRECZOR 905 FRECZOR 905 1NC RX.PDINTEC.N. SUPPLY THE SUPPLY 805 FRECZOR 905 FRECZOR 905 PRECZOR 905 PRECZOR 905 PRECZOR 905 PRECZOR 906 PRECZOR 906 PRECZOR 906 PRECZOR 906 PRECZOR 906 PRECZOR 906 PRECZOR 907 PRECZOR 9											
### ### ### ### ### ### ### ### ### ##	LOC OBJ	LINE	SOURCE								
### ### ### ### ### ### ### ### ### ##				IN	AL, DX	- READ CHARACTER					
### ### ### ### ### ### ### ### ### ##	06DB 8805	492		MOV	[DI], AL	STORE IN BUFFER					
86EL FREZZEZ 494 INC ROCONTLONA JOURN TO COUNTED 86ES 3080 495 OPP ALL CRUDN TEST IT LIGHT CHARACTER TO BE RECEIVED? 86EF 796E 495 ANE RIA 86EF 868C06 498 MOV DA. COMPAND. PORT. CHA JOURNAL OF THE COMPAND FORT 86EF 86EROSE 499 MOV DA. COMPAND. PORT. CHA JOURNAL OF THE COMPAND FORT 86EF 86EROSE 499 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 86EF 86EF 892 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 86EF 895 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE MOV DAY. COMPAND TO FOREGROUND 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE CHARACTER TO BE RECEIVED? 80F 10 MOV RL 80CH JOURNAL OF THE MOV RESTORE REGISTERS 80F 10 MOV RL 10 MOV DAY. COMPAND TO RECROUND 80F 10 MOV RL 10 MOV DAY. COMPAND PORT. CHARACTER TO BE RECEIVED? 80F 10 MOV RL 10 MOV DAY. COMPAND PORT. CHARACTER TO BE RECEIVED? 80F 10 MOV RL 10 MOV DAY. COMPAND PORT. CHARACTER TO BE RECEIVED? 80F 10 MOV RL 10 MOV DAY. COMPAND PORT. CHARACTER TO BE RECEIVED? 80F 10 MOV RL 10 MOV RL 10 MOV RL 10 MOV DAY. COMPAND TO RECALL OF THE MOV DAY. COMPAND PORT. CHARACTER TO BE RECEIVED? 80F 10 MOV RL 10 MOV DAY. COMPAND TO RECALL OF THE MOV DAY. COMPAND TO REC	06DD FF063002	493		INC	RX_POINTER_CHA	BUMP THE BUFFER	POINTER				
86ES 3080 495 CHP R.L. CR.CHR TEST LIF LURST CHRRACTER TO BE RECEIVED? 86ES 7580E 496 JABE RIB LINES SET REPROVELING 86ES 0660S30281 497 MOV ROLERINACHRILL YES, SET REPROVELING 86ET 18883 498 MOV DOL COMMAN PORT CHR 86ET 18883 499 MOV R.L. 3 86ET 88808 581 MOV R.L. 800H 86FA 88008 581 MOV R.L. 800H 86FF 52 582 OUT DOV 86FF 55 584 POP DOV 86FF 55 584 POP DOV 86FF 57 584 SBS POP DOX 86FF 57 584 JERET YES RETURN TO FOREGROUAD 38F POP DOX ARPER REQUISTERS 86FF 58 589 POP DOX ARPER REQUISTERS 86FF 52 518 RETURN TO FOREGROUAD SERIOR SERIES 86FF 52 518 POP ROLE SERIES SERIES SERIO S	96E1 FF963292				BY CUINT CHO	- PLIMP THE COUNTE	D at				
86-T SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 582 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 580 SB3 RIA POP RX. 86-F SE 580 SB3 RIA POP DX. 86-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 POP DX. 87-F SE F SE	96E5 3C9D				AL CRICHR	TEST IF LOST CH	APACTED TO DE	peretuer	12		
86-T SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 582 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 580 SB3 RIA POP RX. 86-F SE 580 SB3 RIA POP DX. 86-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 POP DX. 87-F SE F SE	96F7 759F	196		THE	PIA	THE STATE OF STATE OF	THE TEN TO BE	MEDETTEL			
86-T SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 582 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 580 SB3 RIA POP RX. 86-F SE 580 SB3 RIA POP DX. 86-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 POP DX. 87-F SE F SE	96E9 C696759294	497		MOU	DV DEGRU CUG A	UEC CET DECON	F1.00				
86-T SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 589 OUT DX. AL. 86-F SEE 582 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 589 OUT DX. AL. 86-F SE 580 SB3 RIA POP RX. 86-F SE 580 SB3 RIA POP DX. 86-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 SB5 POP DX. 87-F SE 580 POP DX. 87-F SE 580 POP DX. 87-F SE F SE	ACET DOGGOOD	400		HOLL	KA_KERUT_URD, 1	TED DE I KEMUY	PLHU	Tuning and			
BOCH BOCH BOCH BOCH BOTH BOTH BOCH BOTH BOCH	OULL DIRECTO	420		HUY	DA, CUMPHNU_PUK	TUCHH PUINT H	I COMMAND FORT				
BOCH BOCH BOCH BOCH BOTH BOTH BOCH BOTH BOCH						POINT AT WR3					
96F6 EE		2000									
BEFT SS S83				MOY	AL, OCOH	DISABLE RX					
96F8 SF											
96F8 SF			RIA.	POP	RX	EITHER WAY, RES	TORE REGISTERS	PERSON N			
See CAMPINNEL A ERROR SERVICE ROUTINE See				DOD	DI.						
See Chrimmel A Error Service Routine See	86F9 5A	585		POP	DX	SAME REPRESENTENCE			SETTING:	254	
See Chrimmel A Error Service Routine See	06FA CF	506		IRET	The State of the S	RETURN TO FOREG	ROUND			444	
See Chrimmel A ERROR SERVICE ROUTINE See		507									
Sep			CHANNE	A FPD	OR SERVICE POUTTIN	EUROS TOS AUSS					
8786 BRAZERO											
8786 BRAZERO	OCED ES				DII	DAME OF THE PARTY					
8796 BAR289					DX	SAVE REGISTERS					
8796 BAR289		511		PUSH	HX						
9705 EE 515 OUT DX, AL 1 POINT AT RR1 97078 EE 515 OUT DX, AL 1 POINT AT RR1 97078 EE 515 OUT DX, AL 30 N READ RR1 9707 A23782 517 MOV ERROR_MSG_CHA, AL SAVE IT IN ERROR FLAG 9708 B830 518 MOV AL 38H SEND RESET ERROR COMMIND TO 8274 9708 D83 520 POP RX RESTORE REGISTERS 9708 SA 520 POP RX RESTORE REGISTERS 9708 SA 521 POP DX RL 38H SEND RESET ERROR COMMIND TO 8274 9708 SA 521 POP DX RESTORE REGISTERS 9708 SA 522 IRET RETURN TO FOREGROUND 523 S24 /END-OF-INTERRUPT ROUTINE - SENDS EDI COMMIND TO 8274 525 THIS COMMIND MUST ALMAYS TO ISSUED ON CHANNEL A 526 PUSH DX SAVE REGISTERS 9711 52 528 PUSH DX SAVE REGISTERS 9711 52 528 PUSH DX SAVE REGISTERS 9712 BR0280 529 NOV RL 38H OV AL 38H OV AL 38H OVER 533 POP RX 9719 SA 532 POP DX 9719 SA 533 POP RX		512		CALL	EOI	SEND EOI COMMAN	D TO 8274				
878E SA	0700 BR0200	513		YOM	DX, COMMAND_POR						
878E SA	0703 B001	514		MOV	AL, 1	POINT AT RR1					
878E SA	0705 EE	515		OUT	DX, AL						
8796 SA 521 POP DX RETURN TO FOREGROUND 523 IRET RETURN TO FOREGROUND 523 SA FINE COMPAND THE - SENDS EDI COMPAND TO 8274. 525 THIS COMPAND MUST ALLARYS TO ISSUED ON CHRINDEL A 526 PUSH DX 6274 DX	9796 EC	516		IN	AL, DX	READ RR1					
8796 SA 521 POP DX RETURN TO FOREGROUND 523 IRET RETURN TO FOREGROUND 523 SA FINE COMPAND THE - SENDS EDI COMPAND TO 8274. 525 THIS COMPAND MUST ALLARYS TO ISSUED ON CHRINDEL A 526 PUSH DX 6274 DX	9797 A23792	517		MOV	ERROR_MSG_CHA;	SAVE IT	IN ERROR FLAG				
8796 SA 521 POP DX RETURN TO FOREGROUND 523 IRET RETURN TO FOREGROUND 523 SA FINE COMPAND THE - SENDS EDI COMPAND TO 8274. 525 THIS COMPAND MUST ALLARYS TO ISSUED ON CHRINDEL A 526 PUSH DX 6274 DX	070A B030	518		MOV	AL, 3AH	SEND RESET ERROR	COMMOND TO S	274 911			
8796 SA 521 POP DX RETURN TO FOREGROUND 523 IRET RETURN TO FOREGROUND 523 SA FINE COMPAND THE - SENDS EDI COMPAND TO 8274. 525 THIS COMPAND MUST ALLARYS TO ISSUED ON CHRINDEL A 526 PUSH DX 6274 DX	070C EE	519		OUT	DX, AL	THE MESET ENTO	COMMIND TO O	111			
8796 SA 521 POP DX RETURN TO FOREGROUND 523 IRET RETURN TO FOREGROUND 523 SA FINE COMPAND THE - SENDS EDI COMPAND TO 8274. 525 THIS COMPAND MUST ALLARYS TO ISSUED ON CHRINDEL A 526 PUSH DX 6274 DX	979D 58	529		POP	8X	PECTAPE DEGICTES	oc anama				
S24		521			COMPANY OF STREET PARTY OF	WESTOKE KEGISTER	CO TOWNS IN THE				
S24		522		TOCT	P. D. L. CONTROL WITH	DETURN TO COREO	201110				
8718 58 527 EDI: PUSH RX SAVE REGISTERS 8711 52 528 PUSH DX 8712 BR8288 529 HOV DX. COMMIND_PORT_CHR ; RLMRYS FOR CHRANEL R 8717 FE 531 OUT DX. RL. 38H 8718 58 532 POP DX 8719 58 533 POP RX 8718 C3 534 RET 535 536 / END OF CODE ROUTINE 537	or ar cr	502		IKEI		KETURN TO FUREUR	KUUNU				
8710 59 526 EDI: PUSH RX SAVE REGISTERS 8711 52 528 PUSH DX 8712 BR8280 529 NOV DX. COMMINIO_PORT_CHR ; RLMAYS FOR CHRINNEL R 8715 BR838 530 NOV RL 38H 8717 EE 531 OUT DX RL 8718 58 532 POP DX 8719 58 533 POP RX 8719 CR 8710 CR 87			FUD OF	THITCON							
8710 59 526 EDI: PUSH RX SAVE REGISTERS 8711 52 528 PUSH DX 8712 BR8280 529 NOV DX. COMMINIO_PORT_CHR ; RLMAYS FOR CHRINNEL R 8715 BR838 530 NOV RL 38H 8717 EE 531 OUT DX RL 8718 58 532 POP DX 8719 58 533 POP RX 8719 CR 8710 CR 87			END-UP	-INIEKK	UPI KUUTINE - SEN	DS EUT CUMPHND TO	8274.				
8718 58 527 EDI: PUSH RX SAVE REDISTERS 8711 52 528 PUSH DX 8712 588289 529 MOV DX. COMMAND_PORT_CHR ; RLMAYS FOR CHANNEL R 8715 58838 538 MOV RL 38H 8717 EE 531 OUT DX. AL 8718 5A 532 POP DX 8718 5A 533 POP RX 8718 C3 534 RET 535 ; END OF CODE ROUTINE 537 ABC ENDS 538 ABC ENDS		0.0000000000000000000000000000000000000	HIS	CUMPHIN	D MUST HLWMYS TO	ISSUED ON CHANNEL					
8711 52 528 PUSH DX 6712 BR8289 529 NOV DX. COMMAND_PORT_CHR FILMAYS FOR CHANNEL A 11 6715 BR338 539 HOV RL. 38H 6717 EE 531 OUT DX. AL 6718 5A 532 POP DX 6719 5B 533 POP RX 6719 TA 535 FOR CHANNEL A 11 6719 TA 535 FOR											
9712 BAB288 529 NOV DX. COMMAND_PORT_CHA ; ALMAYS FOR CHANNEL A 17 9715 BAB38 538 NOV AL. 38H AL		0.70				SAVE REGISTERS					
9715 8838 538 HOV FIL. 38H 9717 EE 531 OUT DX FIL. 38H 9718 5A 532 POP DX 9718 5B 533 POP RX 9718 5B 533 POP RX 9718 5B 535 POP RX 9718 5B 535 FIR TO FILE FILE FILE FILE FILE FILE FILE FILE					DX						
9715 88038 539 HoV AL 38H 9717 EE 531 OUT DX AL 9717 EE 531 OUT DX AL 9719 58 533 POP RX 9719 C3 534 RET 535 S36 /END OF CODE ROUTINE 537 ABC ENDS 539 END 600 ENDS 6					DX. COMMAND_PORT	LCHA RUNRYS F	OR CHANNEL A	THE R			
8717 EE 531 OUT DW. AL. 9719 5A 532 POP DX 9719 5B 533 POP AX 971A C3 534 RET 535 536 /END OF CODE ROUTINE 537 538 ABC ENDS	0715 B038	530		HOV	AL, 38H						
8719 58 533 POP RX 8718 C3 534 RET 535 536 :END OF CODE ROUTINE 537 538 ABC ENDS 539 END	9717 EE	531			DX. AL						
871A C3 534 RET 535 536 ; END OF CODE ROUTINE 537 538 ABC ENDS 539 END	9718 5A	532			DX						
871A C3 534 RET 535 536 ; END OF CODE ROUTINE 537 538 ABC ENDS 539 END		533			RX						
536											
536	10 may 1 mg 1 m	0.000									
538 ABC OF ENDS OF STATES AND SERVICE ASSESSMENT ASSESS		576	· FUD OF	CODE D	OUTTHE						
538 ABC OF ENDS OF STATES AND SERVICE ASSESSMENT ASSESS		535	, END UF	CODE R	OO I THE						
539 END											
enavariban tworeas on mos one of the second											
		539		END							
	RSSEMBLY COMPLETE, NO ERR	RORS FOUND									210311-33

REFERENCES

- 1. 8274 Multiprotocol Serial Controller (MPSC) Data Sheet, Intel Corporation, California, 1980.
- Basics of Data Communication, Electronics Book Series, McGraw-Hill, New York, 1976.
- 3. Telecommunications and the Computer, J. Martin, Prentice-Hall, New Jersey, 1976.
- Technical Aspects of Data Communications, J. Mc-Namara, DEC Press, Massachusetts, 1977.
- Miscellaneous Data Communications Standards— EIA RS-232-C, EIA RS-422, EIA RS-423, EIA Standard Sales, Washington, D.C.



APPLICATION NOTE

AP-145

November 1986

Synchronous Communication with the 8274 Multiple Protocol Serial Controller

SIKANDAR NAQVI APPLICATION ENGINEER

Order Number: 210403-001



INTRODUCTION

The INTEL 8274 is a Multi-Protocol Serial Controller, capable of handling both asynchronous and synchronous communication protocols. Its programmable features allow it to be configured in various operating modes, providing opimization to given data communication application.

This application note describes the features of the MPSC in Synchronous Communication applications only. It is strongly recommended that the reader read the 8274 Data Sheet and Application Note AP134 "Asynchronous Communication with the 8274 Multi-Protocol Serial Controller" before reading this Application Note. This Application note assumes that the reader is familiar with the basic structure of the MPSC, in terms of pin description, Read/Write registers and asynchronous communication with the 8274. Appendix A contains the software listings of the Application Example and Appendix B shows the MPSC Read/Write Registers for quick reference.

The first section of this application note presents an overview of the various synchronous protocols. The second section discusses the block diagram description of the MPSC. This is followed by the description of MPSC interrupt structure and mode of operation in the third and fourth sections. The fifth section describes a hardware/software example, using the INTEL single board computer iSBC88/45 as the hardware vehicle. The sixth section consists of some specialized applications of the MPSC. Finally, in section seven, some useful programming hints are summarized.

SYNCHRONOUS PROTOCOL OVERVIEW

This section presents an overview of various synchronous protocols. The contents of this section are fairly tutorial and may be skipped by the more knowledgeable reader.

Bit Oriented Protocols Overview

Bit oriented protocols have been defined to manage the flow of information on data communication links. One of the most widely known protocols is the one defined by the International Standards Organization: HDLC (High Level Data Link Control). The American Standards Association's protocol, ADCCP is similar to HDLC. CCITT Recommendation X.25 layer 2 is also an acceptable version of HDLC. Finally, IBM's SDLC (Synchronous Data Link Control) is also a subset of the HDLC.

In this section, we will concentrate most of our discussion on HDLC. Figure 1 shows a basic HDLC frame format.

A frame consists of five basic fields: Flag, Address, Control, Data and Error Detection. A frame is bounded by flags—opening and closing flags. An address field is 8 bits wide, extendable to 2 or more bytes. The control field is also 8 bits wide, extendable to two bytes. The data field or information field may be any number of bits. The data field may or may not be on an 8-bit boundary. A powerful error detection code called Frame Check Sequence contains the calculated CRC (Cycle Redundancy Code) for all the bits between the flags.

ZERO BIT INSERTION

The flag has a unique binary bit pattern: 7E HEX. To eliminate the possibility of the data field containing a 7E HEX pattern, a bit stuffing technique called Zero Bit Insertion is used. This technique specifies that during transmission, a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1's. This will ensure that no pattern of 0 1 1 1 1 1 1 0 is ever transmitted between flags. On the receiving side, after receiving the flag, the receiver hardware automatically deletes any 0 following five consecutive 1's. The 8274 performs zero bit insertion and deletion automatically in the SDLC/HDLC mode. The zero-bit stuffing ensures periodic transitions in the data stream. These transitions are necessary for a phase lock circuit, which may be used at the receiver end to generate a receive clock which is in phase to the received data. The inserted and deleted 0's are not included in the CRC checking. The address field is used to address a given secondary station. The control field contains the link-level control information which includes implied acknowledgement, supervisory commands and responses, etc. A more detailed discussion of higher level protocol functions is beyond the scope of this application note. Interested readers may refer to the references at the end of this application note.

Opening Flag Byte Addres Field (A	Control** Field (C)	Data Field	Frame Check Sequence	Closing Flag Byte
------------------------------------	------------------------	---------------	----------------------------	-------------------------

Figure 1. HDLC/SDLC Frame Format

^{*}Extendable to 2 or More Bytes.

^{**}Extendable to 2 Bytes.



The data field may be of any length and content in HDLC. Note that SDLC specifies that data field be a multiple of bytes only. In data communications, it is generally desirable to transmit data which may be of any content. This requires that data field should not contain characters which are defined to assist the transmission protocol (like opening flag 7EH in HDLC/SDLC communications). This property is referred to as "data transparency". In HDLC/SDLC, this code transparency is made possible by Zero Bit Insertion discussed earlier and the bit oriented nature of the protocol.

The last field is the FCS (Frame Check Sequence). The FCS uses the error detecting techniques called Cyclic Redundancy Check. In SDLC/HDLC, the CCITT-CRC must be used.

NON-RETURN TO ZERO INVERTED (NRZI)

NRZI is a method of clock and data encoding that is well suited to the HDLC protocol. It allows HDLC protocols to be used with low cost asynchronous modems. NRZI coding is done at the transmitter to enable clock recovery from the data at the receiver terminal by using standard digital phase locked loop techniques. NRZI coding specifies that the signal condition does not change for transmitting a 1, while a 0 causes a change of state. NRZI coding ensures that an active data line will have transition at least every 5-bit times (recall Zero Bit Insertion), while contiguous 0's will cause a change of state. Thus, ZBI and NRZI encoding makes it possible for a phase lock circuit at the receiver end to derive a receive clock (from received data) which is synchronized to the received data and at the same time ensure data transparency.

Byte Synchronous Communication

As the name implies, Byte Synchronous Communication is a synchronous communication protocol which means that the transmitting station is synchronized to the receiving station through the recognition of a special sync character or characters. Two examples of Byte Synchronous protocol are the IBM Bisync and Monosync. Bisync has two starting sync characters per message while monosync has only one sync character. For the sake of brevity, we will only discuss Bisync here. All the discussion is valid for Monosync also. Any exceptions will be noted. Figure 2 shows a typical Bisync message format.

The Bisync protocol is defined for half duplex communication between two or more stations over point to point or multipoint communication lines. Special characters control link access, transmission of data and termination of transmission operations for the system. A detailed discussion of these special control characters (SYN, ENQ, STX, ITB, ETB, ETX, DLE, SOH, ACK0, ACK1, WACK, NAK and EOT, etc) is beyond the scope of this Application Note. Readers interested in more detailed discussion are directed to the references listed at the end of this Application Note.

As shown in Figure 2, each message is preceded by two sync characters. Since the sync characters are defined at the beginning of the message only, the transmitter must insert fill characters (sync) in order to maintain synchronization with the receiver when no data is being transmitted.

TRANSPARENT TRANSMISSION

Bisync protocol requires special control characters to maintain the communication link over the line. If the data is EBCDIC encoded, then transparency is ensured by the fact that the field will not contain any of the bisync control characters. However, if data does not conform to standard character encoding techniques, transparency in bisync is achieved by inserting a special character DLE (Data Link Escape) before and after a string of characters which are to be transmitted transparently. This ensures that any data characters which match any of the special characters are not confused for special characters. An example of a transparent block is shown in Figure 3.

In a transparent mode, it is required that the CRC (BCC) is not performed on special characters. Later on, we will show how the 8274 can be used to achieve transparent transmission in Bisync mode.

Committee of the Commit				ETX OR ETB	CRC 1	CRC 2
RACE	Fig	gure 2. Bis	sync Message F	ormat		
STX	TRANSPARENT TRANSMISSION			DLE	ETX	BCC
	advil	STX TRANSP	STX TRANSPARENT TI	STX TRANSPARENT TRANSMISSION	STX TRANSPARENT TRANSMISSION DLE	STX TRANSPARENT TRANSMISSION DLE ETX

Figure 3. Bisync Transparent Format



BLOCK DIAGRAM

This section discusses the block diagram view of the 8274. The CPU interface and serial interface is discussed separately. This will be followed by a hardware example in the fifth section, which will show how to interface the 8274 with the Intel CPU 8088. The 8274 block diagram is shown in Figure 4.

CPU Interface amana il associa sinii lorunco arstra

The CPU interface to the system interface logic block utilizes the A0, A1, \overline{CS} , \overline{RD} and \overline{WR} inputs to communicate with the internal registers of the 8274. Figure 5 shows the address of the internal registers. The DMA interface is achieved by utilizing DMA request lines for

each channel: TxDRQA, TxDRQB, RxDRQA, RxDRQB. Note that TxDRQB and RxDRQB become IPO and IPI respectively in non-DMA mode. IPI is the Interrupt Priority Input and IPO is the Interrupt Priority Output. These two pins can be used for connecting multiple MPSCs in a daisy chain. If the Wait Mode is programmed, then TxRDQA and RxDRQA pins become RDYB and RDYA pins. These pins can be wire-OR'ed and are usually hooked up to the CPU RDY line to synchronize the CPU for block transfers. The INT pin is activated whenever the MPSC requires CPU attention. The INTA may be used to utilize the powerful vectored mode feature of the 8274. Detailed discussion on these subjects will be done later in this Application Note. The RESET pin may be used for hardware reset while the clock is required to click the internal logic on the MPSC.




Figure 4. 8274 Block Diagram



CS	A1	A0	Read Operation	Write Operation
bit O clay		0 0	CHA DATA READ CHA STATUS REGISTER (RR0,RR1)	CHA DATA WRITE CHA COMMAND/PARAMETER (WR0-WR7)
0 100	regi 0 s an its why to a	es th t sync it buf t er on node, the	CHB DATA READ CHB STATUS REGISTER (RR0,RR1,RR2)	CHB DATA WRITE CHB COMMAND/PARAMETER (WR0-WR7)
meti q q sis	X	X	HIGH Z	HIGH Z SOL IS SOLVE SOLV

Figure 5. Bus Interface

Serial Interface

On the serial side, there are two completely independent channels: Channel A and Channel B. Each channel consists of a transmitter block, receiver block and a set of read/write registers which are used to initialize the device. In addition, a control logic block provides the modem interface pins. Channel B serial interface logic is a mirror image of Channel A serial interface logic, except for one exception: there is only one pin for RTSB and SYNDETB.

A a given time, this pin is either RTS_B or SYNDET_B. This mode is programmable through one of the internal registers on the MPSC.

Transmit and Receive Data Path

Figure 6 shows a block diagram for transmit and receive data path. Without describing each block on the diagram, a brief discussion of the block diagram will be presented here.

TRANSMIT DATA PATH

The transmit data is transferred to the twenty-bit serial shift register. The twenty bits are needed to store two bytes of sync characters in bisync mode. The last three bits of the shift register are used to indicate to the internal control logic that the current data byte has been shifted out of the shift register. The transmit data in the




Figure 6. Transmit and Receive Data Path



transmit shift register is shifted out through a two bit delay onto the TxData line. This two bit delay is used to synchronize the internal shift clock with the external transmit clock. The data in the shift register is also presented to zero bit insertion logic which inserts a zero after sensing five contiguous ones in the data stream. In parallel to all this activity, the CRC-generator is computing CRC on the transmitted data and appends the frame with CRC bytes at the end of the data transmission.

RECEIVE DATA PATH

The received data is passed through a one bit delay before it is presented for flag/sync comparison. In bisync mode, after the synchronization is achieved, the incoming data bypasses the sync register and enters directly into the three bit buffer on its way to receive shift register. In SDLC mode, the incoming data always passes through the sync register where the data pattern is continuously monitored for contiguous ones for the




Figure 7. MPSC Interrupt Structure

zero deletion logic. The data then enters the three oil buffer and the receive shift register. From the receive shift register, the data is transferred to the three byte deep FIFO. The data is transferred to the top of the FIFO at the chip clock rate (not the receiver clock). It takes three chip clock/periods to transfer data from the serial shift register to the top of the FIFO. The three bit deep Receive Error FIFO shifts any error condition which may have occurred during a frame reception. While all this is happening, the CRC checker is checking the CRC on the incoming data. The computed CRC is checked with the CRC bytes attached to the incoming frame and an error generated under a nocheck condition. Note that the bisync data is presented to the CRC checker with an 8-bit delay. This is necessary to achieve transparency in bisync mode as will be shown later in this Application Note. pins before the transition had occurred, RRO must be read before swing a Reset External/Status Command

MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) INTERRUPT STRUCTURE

The MPSC offers a very powerful interrupt structure, which helps in responding to an interrupt condition very quickly. There are multiple sources of interrupts within the MPSC. However, the MPSC resolves the priority between various interrupting sources and interrupts the CPU for service through the interrupt line. This section presents a comprehensive discussion of all the 8247 interrupts and the priority resolution between these interrupts.

All the sources of interrupts on the 8274 can be grouped into three distinct categories. (See Figure 7.)

- 1. Receive Interrupts
 - 2. Transmit Interrupts
 - 3. External/Status Interrupts.

An internal interrupt priority structure sets the priority between the interrupts. There are two programmable options available on the MPSC. The priority is set by WR2A, D2 (Figure 8).

PRIORITY ON ONVE SOME

WR2A:D2	Highest	Sam	PEDDETS	ed i	ina De	Lowest
e SYODE	RxA	TxA	RxB	TxB	EXTA	EXTB
d hisp unti	RxA	RxB	TxA	TxB	EXTA	EXTB

Figure 8. Interrupt Priority

Receive Interrupt

All receive interrupts may be categorized into two distinct groups: Receive Interrupt on Receive Character and Special Receive Condition Interrupts.

RECEIVE INTERHUPT ON RECEIVE CHARACTER

A receive interrupt is generated when a character is received by the MPSC. However, as will be discussed later, this is a programmable feature on the MPSC. A Rx character available interrupt is generated by the MPSC after the receive character has been assembled by the MPSC. It may be noted that in DMA transfer mode too, a receive interrupt on the first receive character should be programmed. In SDLC mode, if address search mode has been programmed, this interrupt will be generated only after a valid address match has occurred. In bisync mode, this interrupt is generated on receipt of a character after at least two valid sync characters. In monosync mode, a character followed after at least a single valid sync character will generate this interrupt. An interrupt on first receive character signifies the beginning of a valid frame. An end of the frame is characterized by an "End of Frame" Interrupt (RR1: D7).* This bit (RR1:D7) is set in SDLC/HDLC mode only and signifies that a valid ending flag (7EH) has been received. This bit gets reset either by an "Error Reset" command (WR0: D5D4D3 = 110) or upon reception of the first character of the next frame. In multiframe reception, on receiving the interrupt at the "End of Frame" the CPU may issue an Error Reset command which will reset the interrupt. In DMA mode, the interrupt on first receive character is accompanied by a RxDRQ (Receiver DMA request) on the appropriate channel. At the end of the frame, an End of Frame interrupt is generated. The CPU may use this interrupt to jump into a routine which may redefine the receive buffer for the next incoming frame.

*NOTE:

RR1:D7 is bit D7 in Read Register 1.

SPECIAL RECEIVE CONDITION INTERRUPTS

So far, we have assumed that the reception is error free. But this is not 'typical' in most real life applications. Any error condition during a frame reception generates yet another interrupt—special receive condition interrupt. There are four different error conditions which can generate this interrupt.

- (i) Parity error
- (ii) Receive Overrun error
- (iii) Framing error
- (iv) End of Frame
- (i) Parity error: Parity error is encountered in asynchronous (start-stop bits) and in bisync/monosync protocols. Both odd or even parity can be programmed. A parity error in a received byte will generate a special receive condition interrupt and sets bit 4 in RR1.

controller (in DMA mode) fails to read a received character within three byte times after the received character interrupt (or DMA request) was generated, the receiver buffer will overflow and this will generate a special receive condition interrupt and sets bit 5 in RR1.

- (iii) Framing error: In asynchronous mode, a framing error will generate a special receive interrupt and set bit D6 in RR1. This bit is not latched and is updated on the next received character.
- (iv) End of frame: This interrupt is encountered in SDLC/HDLC mode only. When the MPSC receives the closing flag, it generates the special receive condition interrupt and sets bit D7 in RR1.

All the special receive condition interrupts may be reset by issuing an Error Reset Command.

CRC Error: In SDLC/HDLC and synchronous modes, a CRC error is indicated by bit D6 in RR1. When used to check CRC error, this bit is normally set until a correct CRC match is obtained which resets this bit. After receiving a frame, the CPU must read this bit (RR1:D6) to determine if a valid CRC check had occurred. It may be noted that a CRC error does not generate an interrupt.

It may also be pointed out that in SDLC/HDLC mode, receive DMA requests are disabled by a special receive condition and can only be re-enabled by issuing an Error Reset Command.

Transmit Interrupt

A transmit buffer empty generates a transmit interrupt. This has been discussed earlier under "Transmit in Interrupt Mode" and it would be sufficient to note here that a transmit buffer empty interrupt is generated only when the transmit buffer gets empty—assuming it had a data character loaded into it earlier. This is why on starting a frame transmission, the first data character is loaded by the CPU without a transmit empty interrupt (or DMA request in DMA mode). After this character is loaded into the serial shift register, the buffer becomes empty, and an interrupt (or DMA request) is generated. This interrupt is reset by a "Reset Tx Interrupt/DMA Pending" command (WRO: D5 D4 D3 = 101).

External/Status Interrupt

Continuing our discussion on transmit interrupt, if the transmit buffer is empty and the transmit serial shift register also becomes empty (due to the data character shifted out of the MPSC), a transmit under-run interrupt will be generated. This interrupt may be reset by "Reset External/Status Interrupt" command (WR0: D5 D4 D3 = 101).

different conditions:

- (i) CD Transition
- (ii) CTS Transition
- (iii) Sync/Hunt Transition
- (iv) Tx under-run/EOM condition
- (v) Break/Abort Detection.

CD, CTS TRANSITION

Any transition on these inputs on the serial interface will generate an External/Status interrupt and set the corresponding bits in status register RRO. This interrupt will also be generated in DMA as well as in Wait Mode. In order to find out the state of the CTS or CD pins before the transition had occurred, RRO must be read before issuing a Reset External/Status Command through WRO. A read of RRO after the Reset External/Status Command will give the condition of CTS or CD pins after the transition had occurred. Note that bit D5 in RRO gives the complement of the state of CTS pin while D3 in RRO reflects the actual state of the CD pin.

SYNC HUNT TRANSITION

Any transition of the SYNDET input generates an interrupt. However, sync input has different functions in different modes and we shall discuss them individually.

SDLC Mode

In SDLC mode, the SYNDET pin is an output. Status register RR1, D4 contains the state of the SYNDET pin. The Enter Hunt Mode initially sets this bit in R0. An opening flag in a received SDLC frame resets this bit and generates an external status interrupt. Every time the receiver is enabled or the Enter Hunt Code Command is issued, an external status interrupt will be generated on receiving a valid flag followed by a valid address/data character. This interrupt may be reset by the "Reset External/Status Interrupt" command.

External SYNC Mode

The MPSC can be programmed into External Sync Mode by setting WR4, D5 D4 = 11. The SYNDET pin is an input in this case and must be held high until an external character synchronization is established. However, the External Sync mode is enabled by the Enter Hunt Mode control bit (WR3: D4). A high at the SYNDET pin holds the Sync/Hunt bit (RR0,D4) in the reset state. When external synchronization is established, SYNDET must be driven low on second rising



edge of RxC after the rising edge of RxC on which the last bit of sync character was received. This high to low transition sets the Sync/Hunt bit and generates an external/status interrupt, which must be reset by the Reset External/Status command. If the SYNDET input goes high again, another External Status Interrupt is generated, which may be cleared by Reset External/Status command.

Mono-Sync/Bisync Mode

SYNDET pin acts as an output in this case. The Enter Hunt Mode sets the Sync/Hunt bit in R0. Sync/Hunt bit is reset when the MPSC achieves character synchronization. This high to low transition will generate an external status interrupt. The SYNDET pin goes active every time a sync pattern is detected in the data stream. Once again, the external status interrupt may be reset by the Reset External/Status command.

Tx UNDER-RUN/END OF MESSAGE (EOM)

The transmitter logic includes a transmit buffer and a transmit serial shift register. The CPU loads the character into the transmit buffer which is transferred into the transmit shift register to be shifted out of the MPSC. If the transmit buffer gets empty, a transmit buffer empty interrupt is generated (as discussed earlier). However, if the transmit buffer gets empty and the serial shift register gets empty, a transmit under-run condition will be created. This generates an External Status Interrupt and the interrupt can be cleared by the Reset External Status command. The status register RRO, D6 bit is set when the transmitter under-runs. This bit plays an important role in controlling a transmit operation, as will be discussed later in this application note.

BREAK/ABORT DETECTION

In asynchronous mode, bit D7 in RR0 is set when a break condition is detected on the receive data line. This also generates an External/Status interrupt which may be reset by issuing a Reset External/Status Interrupt command to the MPSC. Bit D7 in RR0 is reset when the break condition is terminated on the receive data line and this causes another External/Status interrupt to ge generated. Again, a Reset External/Status Interrupt command will reset this interrupt and will enable the break detection logic to look for the next break sequence.

In SDLC Receive Mode, an Abort sequence (seven or more 1's) detection on the receive data line will generate an External/Status interrupt and set RR0,D7. A Reset External/Status command will clear this interrupt. However, a termination of the Abort sequence will generate another interrupt and set RR0,D7 again. Once again, it may be cleared by issuing Reset External/Status Command.

This concludes our discussion on External Status Interrupts.

Interrupt Priority Resolution

The internal interrupt priority between various interrupt sources is resolved by an internal priority logic circuit, according to the priority set in WR2A. We will now discuss the interrupt timings during the priority resolution. Figures 9 and 10 show the timing diagrams for vectored and non-vectored modes.

VECTORED MODE

We shall assume that the MPSC accepted an internal request for an interrupt by activating the internal INT signal. This leads to generating an external interrupt signal on the INT pin. The CPU responds with an interrupt acknowledge (INTA) sequence. The leading edge of the first INTA pulse sets an internal interrupt acknowledge signal (we will call it Internal INTA). Internal INTA is reset by the high going edge of the third INTA pulse. The MPSC will not accept any internal requests for an interrupt during the period when Internal INTA is active (high). The MPSC resolves the priority during various existing internal interrupt requests during the Interrupt Request Priority Resolve Time, which is defined as the time between the leading edge of the first INTA and the leading edge of the second INTA from the CPU. Once the internal priorities have been resolved, an internal Interrupt-in-service Latch is set. The external INT is also deactivated when the Interrupt-in-Service Latch is set.

The lower priority interrupt requests are not accepted internally until an EOI (WR0: D5 D4 D3 = 111 Ch. A only) command is issued by the CPU. The EOI command enables the lower priority interrupts. However, a higher priority interrupt request will still be accepted (except during the period when internal INTA is active) even though the Internal-in-Service Latch is set.






Figure 9. 8274 in 8085 Vectored Mode Priority Resolution Time




Figure 10. 8274 Non Vectored Mode Priority Resolve Time

This higher priority request will generate another external INT and will have to be handled by the CPU according to how the CPU is set up. If the CPU is set up to respond to this interrupt, a new INTA cycle will be repeated as discussed earlier. It may also be noted that a transmitter buffer empty and receive character available interrupts are cleared by loading a character into the MPSC and by reading the character received by the MPSC respectively.

NON-VECTORED MODE

Figure 10 shows the timing of interrupt sequence in non-vectored mode. The explanation of non-vectored is similar to the vector mode, except for the following exceptions.

- No internal priority requests are accepted during the time when pointer 2 for Channel B is specified.
- The interrupt request priority resolution time is the time between the leading edge of pointer 2 and leading edge of RD active. It may be pointed out that in non-vectored mode, it is assumed that the status affects vector mode is used to expedite interrupt response.

On getting an interrupt in non-vectored mode, the CPU must read status register RR2 to find out the cause of the interrupt. In order to do so, first a pointer to status register RR2 is specified and then the status read from RR2. It may be noted here that after specifying the pointer, the CPU must read status register RR2 otherwise, no new interrupt requests will be accepted internally.

Just like the vectored mode, no lower internal priority requests are accepted until an EOI command is issued by the CPU. A higher priority request can still interrupt the CPU (except during the priority request inhibit time). It is important to note here that if the CPU does not perform a read operation after specifying the pointer 2 for Channel B, the interrupt request accepted before the pointer 2 was activated will remain valid and no other request (high or low priority) will be accepted internally. In order to complete a correct priority resolution, it is advised that a read operation be done after specifying the pointer 2B.

IPI and IPO

So far, we have ignored the IPI and IPO signals shown in Figures 9 and 10. We may recall that IPI is the Interrupt-Priority-Input to the MPSC. In conjunction with the IPO (Interrupt Priority Output), it is used to daisy chain multiple MPSCs. MPSC daisy chaining will be discussed in detail later in this application note.

EUI Commanu

The EOI command as explained earlier, enables the lower priority interrupts by resetting the internal In-Service-Latch, which consequently resets the IPO output to a low state. See Figures 9 and 10 for details. Note that before issuing any EOI command, the internal interrupting source must be satisfied otherwise, same source will interrupt again. The Internal Interrupt is the signal which gets reset when the internal interrupting source is satisfied (see Figure 9).

This concludes our discussion on the MPSC Interrupt Structure.

MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) MODES OF OPERATION

The MPSC provides two fully independent channels that may be configured in various modes of operations. Each channel can be configured into full duplex mode and may operate in a mode or protocol different from the other channel. This feature will be very efficient in an application which requires two data link channels operating in different protocols and possibly at different data rates. This section presents a detailed discussion on all the 8274 modes and shows how to configure it into these modes.

Interrupt Driven Mode

In the interrupt mode, all the transmitter and receiver operations are reported to the processor through interrupts. Interrupts are generated by the MPSC whenever it requires service. In the following discussion, we will discuss how to transmit and receive in interrupt driven mode.

TRANSMIT IN INTERRUPT MODE

The MPSC can be configured into interrupt mode by appropriately setting the bits in WR2 A (Write Register 2, Channel A). Figure 11 shows the modes of operation.

WR2A		owever, in case about C reasonization, t		
D1	D0	nission sets the Tx Underrun/EOM bit		
0	0	CH A and CH B in Interrupt Mode		
0	ei II.	CH A in DMA and CH B in Interrupt Mode		
1	0	CH A and CH B in DMA Mode Illegal		

Figure 11. MPSC Mode Selection for Channel A and Channel B

We will limit our discussion to SDLC transmit and receive only. However, exceptions for other synchronous protocols will be pointed out. To initiate a frame transmission, the first data character must be loaded from the CPU, in all cases. (DMA Mode too, as you will notice later in this application note). Note that in SDLC mode, this first data character may be the address of the station addressed by the MPSC. The transmit buffer consists of a transmit buffer and a serial shift register. When the character is transferred from the buffer into the serial shift regiser, an interrupt due to transmit buffer empty is generated. The CPU has one byte time to service this interrupt and load another character into the transmitter buffer. The MPSC will generate an interrupt due to transmit buffer underrun condition if the CPU does not service the Transmit Buffer Empty Interrupt within one byte time.

This process will continue until the CPU is out of any more data characters to be sent. At this point, the CPU does not respond to the interrupt with a character but simply issues a Reset Tx INT/DMA pending command (WR0: D5 D4 D3 = 101). The MPSC will ultimately underrun, which simply means that both the transmit buffer and transmit shift registers are empty. At this point, flag character (7EH) or CRC byte is loaded into the transmit shift register. This sets the transmit underrun bit in RR0 and generates "Transmit Underrun/EOM" interrupt (RR0: D6 = 1).

You will recall that an SDLC frame has two CRC bytes after the data field. 8274 generates the CRC on all the data that is loaded from the CPU. During initialization, there is a choice of selecting a CRC-16 or CCITT-CRC (WR5: D2). In SDLC/HDLC operation, CCITT-CRC must be selected. We will now see how the CRC gets inserted at the end of the data field. Here we have a choice of having the CRC attached to the data field or sending the frame without the CRC bytes. During transmission, a "Reset Tx Underrun/EOM Latch" command (WR0: D7 D6 = 11) will ensure that at the end of the frame when the transmitter underruns, CRC bytes will be automatically inserted at the end of the data field. If the "Reset Tx Underrun/EOM Latch" command was not issued during the transmission of data characters, no CRC would be inserted and the MPSC will transmit flags (7EH) instead.

However, in case of CRC transmission, the CRC transmission sets the Tx Underrun/EOM bit and generates a Transmitter Underrun/EOM Interrupt as discussed earlier. This will have to be reset in the next frame to ensure CRC insertion in the next frame. It is recommended that Tx Underrun/EOM latch be reset very early in the transmission mode, preferably after loading the first character. It may be noted here that Tx Underrun EOM latch cannot be reset if there is no data in the transmit buffer. This means that at least one character has to be loaded into the MPSC before a "Reset Transmit Underrun/EOM Latch" command will be accepted by the MPSC.

When the transmitter is underrun, an interrupt is generated. This interrupt is generated at the beginning of the CRC transmission, thus giving the user enough time (minimum 22 transmit clock cycles) to issue an Abort command (WRO: D5 D4 D3 = 0 0 1) in case if the transmitted data had an error. The Abort Command will ensure that the MPSC transmits at least eight 1's but less than fourteen 1's before the line reverts to continuous flags. The receiver will scratch this frame because of bad CRC.

However, assuming the transmission was good (no Abort Command issued), after the CRC bytes have been transmitted, closing flag (7EH) is loaded into the transmit buffer. When the flag (7EH) byte is transferred to the serial shift register, a transmit buffer empty interrupt is generated. If another frame has to be transmitted, a new data character has to be loaded into the transmit buffer and the complete transmit sequence repeated. If no more frames are to be transmitted, a "Reset Transmit INT/DMA Pending" command (WR0: D5 D4 D3 = 101) will reset the transmit buffer empty interrupt.

For character oriented protocols (Bisync, Monosync), the same discussion is valid, except that during transmit underrun condition and transmit underrun/EOM bit in set state, instead of flags, filler sync characters are transmitted.

CRC Generation

The transmit CRC enable bit (WR5: D0) must be set before loading any data into the MPSC. The CRC generator must be reset to all 1's at the beginning of each frame before CRC computation has begun. The CRC computation starts on the first data character loaded from the CPU and continues until the last data character. The CRC generated is inverted before it is sent on the Tx Data line.

Transmit Termination and add a languard and a se

A successful transmission can be terminated by issuing a "Reset Transmit Interrupt/DMA Pending" command, as discussed earlier. However, the transmitter may be disabled any time during the transmission and the results will be as shown in Figure 12.

RECEIVE IN INTERRUPT MODE

The receiver has to be initialized into the appropriate receive mode (see sample program later in this application note). The receiver must be programmed into Hunt Mode (WR3: D4) before it is enabled (WR3: D0). The receiver will remain in the Hunt Mode until a flag (or sync character) is received. While in the SDLC/Bi-sync/Monosync mode, the receiver does not enter the Hunt Mode unless the Hunt bit (WR3, D4) is set again or the receiver is enabled again.



SDLC Address byte is stored in WR6. A global address (FFH) has been hardwired on the MPSC. In address search mode (WR3: D2 = 1), any frame with address matching with the address in WR6 will be received by the MPSC. Frames with global address (FFH) will also be received, irrespective of the condition of address search mode bit (WR3: D2). In general receive mode (WR3: D2 = 0), all frames will be received.

Transmitter Disabled during	Result of a base		
1. Data Transmission	Tx Data will send idle characters* which will be zero inserted.		
2. CRC Transmission tue the R sett different	16 bit transmission, corresponding to 16 bits of CRC will be completed. However, flag bits will be substituted in the CRC field.		
Immediately after issuing ABORT command.	Abort will still be transmitted—output will be in the mark state.		

Figure 12. Transmitter Disabled During Transmission

*NOTE: = IA .0 = 80 (m)

Idle characters are defined as a string of 15 or more contiguous ones.

Since the MPSC only recognizes single byte address field, extended address recognition will have to be done by the CPU on the data passed on by the MPSC. If the first address byte is checked by the MPSC, and the CPU determines that the second address byte does not have the correct address field, it must set the Hunt Mode (WR3: D2 = 1) and the MPSC will start searching for a new address byte preceded by a flag.

Programmable Interrupts

The receiver may be programmed into any one of the four modes. See Figure 13 for details.

WR1, CHA		bergook-gol/theante		
D4	D3	Rx Interrupt Mode		
0	0	Rx INT/DMA disable		
di One	ns victor	Rx INT on first character		
2, QH A	LW O SLI	INT on all Rx characters (Parity affects vector)		
1	1	INT on all Rx characters (Parity does not affect vector)		

Figure 13. Receiver Interrupt Modes

All receiver interrupts can be disabled by WR1: D4 D3 = 00. Receiver interrupt on first character is normally

used to start a DMA transfer or a block transfer sequence using WAIT to synchronize the data transfer to received or transmitted data.

External Status Interrupts

Any change in \overline{CD} input or Abort detection in the received data, will generate an interrupt if External Status Interrupt was enabled (WR1: D0).

Special Receive Conditions

The receiver buffer is quadruply buffered. If the CPU fails to respond to "receive character" available interrupt within a period of three byte times (received bytes), the receiver buffer will overflow and generate an interrupt. Finally, at the end of the received frame, an interrupt will be generated when a valid ending flag has been detected.

Receive Character Length

The receive character length (6, 7 or 8 bits/character) may be changed during reception. However, to ensure that the change is effective on the next received character, this must be done fast enough such that the bits specified for the next character have not been assembled.

CRC Checking at language AMCI and rafts yield bear

The opening flag in the frame resets the receive CRC generator and any field between the opening and closing flag is checked for the CRC. In case of a CRC error, the CRC/Framing Error bit in status register 1 is set (RR1: D6 = 1). Receiver CRC may be disabled/enabled by WR3,D3. The CRC bytes on the received frame are passed on to the CPU just like data, and may be discarded by the CPU.

Receive Terminator

An end of frame is indicated by End of Frame interrupt. The CPU may issue an "Error Reset" command to reset this interrupt.

DMA (Direct Memory Access) Mode

The 8274 can be interfaced directly to the Intel DMA Controllers 8237A, 8257A and Intel I/O Processor 8089. The 8274 can be programmed into DMA mode by setting appropriate bits in WR2A. See Figure 11 for details.



TRANSMIT IN DMA MODE AMIC & state of been

After initializing the 8274 into the DMA mode, the first character must be loaded from the CPU to start the DMA cycle. When the first data character (may be the address byte in SDLC) is transferred from the transmit buffer to the transmit serial shift register, the transmit buffer gets empty and a transmit DMA request (TxDRO) is generated for the channel. Just like the interrupt mode, to ensure that the CRC bytes are included in the frame, the transmit under-run/EOM latch must be reset. This should preferably be done after loading the first character from the CPU. The DMA will progress without any CPU intervention. When the DMA controller reaches the terminal count. it will not respond to the DMA request, thus letting the MPSC under-run. This will ensure CRC transmission. However, the under-run condition will generate an interrupt due to the Tx under-run/EOM bit getting set (RRO: D6). The CPU should issue a "Reset TxInt/ DRQ pending" command to reset TxDRQ and issue a "Reset External Status" command to reset Tx Underrun/EOM interrupt. Following the CRC transmission, flag (7EH) will be loaded into the transmit buffer. This will also generate the TxDRO since the transmit buffer is empty following the transmission of the CRC bytes. The CPU may issue a "Reset TxINT/DRO pending" command to reset the TxDRQ. "Reset TxINT/DRQ pending" command must be issued before setting up the transmit DMA channel on the DMA Controller. otherwise the MPSC will start the DMA transfer immediately after the DMA channel is set up.

RECEIVE IN DMA MODE

The receiver must be programmed in RxINT on first receive character mode (WR1: D4 D3 = 0 1). Upon receiving the first character, which may be the address byte in SDLC, the MPSC generates an interrupt and also generates a Rx DMA Request (Rx DRQ) for the appropriate channel. The CPU has three byte times to service this interrupt (enable the DMA controller, etc.) before the receiver buffer will overflow. It is advisable to initialize the DMA controller before receiving the first character. In case of high bit rates, the CPU will have to service the interrupt very fast in order to avoid receiver over-run.

Once the DMA is enabled, the received data is transferred to the memory under DMA control. Any received error conditions or external status change condition will generate an interrupt as in the interrupt driven mode. The End of Frame is indicated by the End of Frame interrupt which is generated on reception of the closing flag of the SDLC frame. This End of Frame condition also disables the Receive DMA request. The

End of Frame interrupt may be reset by issuing an "Error Reset" command to the MPSC. The "Error Reset" command also re-enables the Receive DMA request. It may be noted that the End of Frame condition sets bit D7 in RR1. This bit gets reset by "Error Reset" command. However, End of Frame bit (RR1: D7) can also be reset by the flag of the next incoming frame. For proper operation, Error Reset Command should be issued "after" the End of Frame Bit (RR1: D7) is set. In a more general case, "Error Reset" command should be issued after End of Frame, Receive over-run or Receive parity bit are set in RR1.

Wait Mode bahasai oras

The wait mode is normally used for block transfer by synchronizing the data transfer through the Ready output from the MPSC, which may be connected to the Ready input of the CPU. The mode can be programmed by WR 1, D7 D5 and may be programmed separately and independently on CH A and CH B. The Wait Mode will be operative if the following conditions are satisfied.

- (i) Interrupts are enabled.
- (ii) Wait Mode is enabled (WR1: D7)
- (iii) CS = 0, A1 = 0

The RDY output becomes active when the transmitter buffer is full or receiver buffer is empty. This way the RDY output from the MPSC can be used to extend the CPU read and write cycle by inserting WAIT states. RDYA or RDYB are in high impedance state when the corresponding channel is not selected. This makes it possible to connect RDYA and RDYB outputs in wired OR configuration. Caution must be exercised here in using the RDY outputs of the MPSC or else the CPU may hang up for indefinite period. For example, let us assume that transmitter buffer is full and RDYA is active, forcing the CPU into a wait state. If the CTS goes inactive during this period, the RDYA will remain active for indefinite period and CPU will continue to insert wait states.

Vectored/Non-Vectored Mode

The MPSC is capable of providing an interrupt vector in response to the interrupt acknowledge sequence from the CPU. WR2, CH B contains this vector and the vector can be read in status register RR2. WR2, CH A (bit D5) can program the MPSC in vectored or non-vectored mode. See Figure 14 for details.



In both cases, WR2 may still have the vector stored in it. However, in vectored mode, the MPSC will put the vector on the data bus in response to the INTA (Interrupt Acknowledge) sequence as shown in Figure 15. In non-vectored mode, the MPSC will not respond to the INTA sequence. However, the CPU can read the vector by polling Status Register RR2. WR2A, D4 and D3 can be programmed to respond to 8085 or 8086 INTA sequence. It may be noted here that IPI (Interrupt Priority In) pin on the MPSC must be active for the vector to appear on the data bus.

WR2A, D5	Interrupt Mode
O SVAM	Non-vectored Interrupt
1 300000	Vectored Interrupt

Figure 14. Vectored Interrupt

STATUS AFFECT VECTOR

The Vector stored in WR2B can be modified by the source of the interrupt. This can be done by setting the Status Affect Vector bit (WR1: D2). This powerful feature of the MPSC provides fast interrupt response time, by eliminating the need of writing a routine to read the status of the MPSC. Three bits of the vector are modified in eight different ways as shown on Figure 16. Bits V4, V3, V2 are modified in 8085 based system and bits V2, V1, V0 are modified in 8086/88 based system.

In non-vectored mode, the status affect vector mode can still be used and the vector read by the CPU. Status register RR2B (Read Register 2 in Channel B) will contain this modified vector.

D5	WR2A D4	D3	IPI	Mode	1st INTA	2nd INTA	3rd INTA
0	X	X	X	Non-Vectored	HI-Z	HI-Z	HI-Z
1	0	0	0	8085-1	1100 1101	V7 V6 V5 V4 V3 V2 V1 V0	0000 0000
1	0	0	1	8085-1	1100 1101	HI-Z	HI-Z
1	0	1	0	8085-2	HI-Z	V7 V6 V5 V4 V3 V2 V1 V0	0000 0000
1	. 0	1	1	8085-2	HI-Z	HI-Z	HI-Z
1	s.1cs	0	0	8086	HI-Z	V7 V6 V5 V4 V3 V2 V1 V0	
1	THURSTAN	0	1	8086	HI-Z	HI-Z	-

Figure 15. MPSC Vectored Interrupts

(8085 (8086)	V4 V2	V3 V1	V2 V0	Channel	Interrupt Source
e-corars	0 0 0	0 0 1	0 1 0	B B S SAMMANO S S S SAMMANO S S S SAMMANO S S S SAMMANO S S SAMMANO S S S S S S S S S S S S S S S S S S S	Tx Buffer Empty EXT/STAT Change RX CHAR Available Special Rx Condition
Hardware Manus nmunication Con- slave/multimaster	cs, rifer to I	o the obernati	0 breed en x0	A 3.1	Tx Buffer Empty EXT/STAT Change RX CHAR Available Special Rx Condition

Rx Special Condition: Parity Error, Framing Error, Rx Over-run Error, EOF (SDLC).

EXT/STAT Change: Change in Modem Control Pin Status: CTS, DCD, SYNC, EOM, Break/Abort Detection.

ISBC 88/45 has the following features

Figure 16. Status Affect Vector Mode House On not administration of the property of the Figure 16.




Figure 17. Functional Block Diagram—iSBC® 88/45

APPLICATION EXAMPLE

This section describes the hardware and software of an 8274/8088 system. The hardware vehicle used is the INTEL Single Board Computer iSBC 88/45—Advanced Communication Controller. The software which exercises the 8274 is written in PLM 86. This example will demonstrate how 8274 can be configured into the SDLC mode and transfer data through DMA control. The hardware example will help the reader configure his hardware and the software examples will help in developing an application software. Most software examples closely approximate real data link controller software in the SDLC communication and may be used with very little modification.

ISBC® 88/45

A brief description of the iSBC 88/45 board will be presented here. For more detailed information on the

board and the schematics, refer to Hardware Manual for the iSBC 88/45, Advanced Communication Controller. iSBC 88/45 is an intelligent slave/multimaster communication board based on the 8088 processor, the 8274 and the 8273 SDLC/HDLC controller. Figure 17 shows the functional block diagram of the board. The iSBC 88/45 has the following features.

- 8 MHz processor
- 16K bytes of static RAM (12K dual port)
- Multimaster/Intelligent Slave Multibus Interface
- Nine Interrupt Levels 8259A
- Two serial channels through 8274
- One Serial channel through 8273
- S/W programmable baud rate generator
- Interfaces: RS232, RS422/449, CCITT V.24
- 8237A DMA controller
- Baud Rate to 800K Baud



```
INITIALIZE_8274: PROCEDURE PUBLIC;
                              /********/**// Dala the no
                                                                                                               237A, Y274 is configured first in non-vectored me
                                               INITIALIZE THE 8274 FOR SDLC MODE
                                                                                                              ich case the MTEL Priority Interrupt Conti
                              1#
                              /#
                                                    RESET CHANNEL
                                                                                                        59A is used to vesolve priority between various inter
 tiscussed here. O.
                                   d 111v 2
                                                    EXTERNAL INTERRUPTS ENABLED
                                                                                                        pring sources of the board and subsequently inter
                                                    NO WAIT
 11. A SAN OT NO /* OTATO 4. PIN 10 = RTS
                                                                                                                upt the CPU. Hawever, the vectored mode of the
  /* 5. NON-VECTORED INTERRUPT-8086 MODE */
/* 6. CHANNEL A DMA, CH B INT */
/* 7. TX AND RX = 8 BITS/CMAR */
 ritin inte*/upt routine, statu
                                                                                                      ectors from the V274. Software examples for each case
 /* 9. ADDRESS SEARCH MODE
/* 10. CD AND CTS AUTO ENABLE
/* 11. X1 CLOCK
 /* 12 NO PARITY
/* 13 SDLC/HDLC MODE
                                                                                                      be application sample is interrupt driven and uses
  14. RTS AND DTR
                                                                                                     MA for all daty-transfers under $237A control. The
  /* 15 CCITT - CRC */
16 TRANSMITTER AND RECEIVER ENABLED */
  /* 17. 7EH = FLAG
                                                                                                       274. The 8274 yeas run at 400K band with a local
 The first state of the state of
          DECLARE C BYTE;
                              /* TABLE TO INITIALIZE THE 8274 CHANNEL A AND B */ 1 1845 2 STORE OF THE BOOK AND A
 DECLARE TABLE_74_A(*) BYTE DATA
 DECLARE TABLE_74_A(*) BYTE DATA

(OOH, 1BH, /* CHANNEL RESET */

OOH, 8OH, /* RESET TX CRC */

O2H, 11H, /* PIN 10=RTSB, A DMA, B INT */

O4H, 2OH, /* SDLC/HDLC MODE, NO PARITY */

O7H, O7EH, /* SDLC FLAG */
O7H, O7EH, /* SDLC FLAG */
O1H, OBH, /* RX DMA ENABLE */
O5H, OEBH, /* DTR, RTS, 8 TX BITS, TX ENABLE,*/
O6H, 55H, /* DEFAULT ADDRESS */
O3H, OD9H, /* 8 RX BITS, AUTO ENABLES, HUNT MODE, */
OFFH); /* END OF INITIALIZATION TABLE */
                             DECLARE TABLE_74_B(*) BYTE DATA
                                                                         /* INTERRUPT VECTOR */
/* STATUS AFFECTS VECTOR */
                                            (O2H, OOH,
                                            01H, 1CH,
                                            OFFH);
                             /* INITIALIZE THE 8274 */
                             C=0
                             DO WHILE TABLE_74_B(C) <> OFFH;
                                            OUTPUT(COMMAND_B_74) = TABLE_74_B(C); a mr agental fautos off in aladel amor tent alo
                                            OUTPUT (COMMAND_B_74) = TABLE_74_B(C); A syst state and distributed for the
                                            C=C+1;
                             END;
                             C=0;
                             DO WHILE TABLE 74 A(C) <> OFFH;
                                            OUTPUT (COMMAND_A_74) = TABLE_74_A(C); of soles to month of T .notes set and of the
                                            OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
                                            C=C+1;
                            END:
                             RETURN:
                             END INITIALIZE_8274;
                                                                                                                                                         210403-7
```

Figure 18. Typical MPSC SDLC Initialization Sequence of Participant of OPTIM and



For this application, the CPU is run at 8 MHz. The board is configured to operate the 8274 in SDLC operation with the data transfer in DMA mode using the 8237A. 8274 is configured first in non-vectored mode in which case the INTEL Priority Interrupt Controller 8259A is used to resolve priority between various interrupting sources on the board and subsequently interrupt the CPU. However, the vectored mode of the 8274 is also verified by disabling the 8259A and reading the vectors from the 8274. Software examples for each case will be shown later.

The application example is interrupt driven and uses DMA for all data transfers under 8237A control. The 8254 provides the transmit and receive clocks for the 8274. The 8274 was run at 400K baud with a local loopback (jumper wire) on Channel A data. The board was also run at 800K baud by modifying the software as will be discussed later in the Special Applications section. One detail to note is that the Rx Channel DMA request line from the 8274 has higher priority than the Tx Channel DMA request line. The 8274 master clock was 4.0 MHz. The on-board RAM is used to define transmit and receive data buffers. In this application, the data is read from memory location 800H through 810H and transferred to memory location 900H to 910H through the 8274 Serial Link. The operation is full duplex. 8274 modem control pins, CTS and CD have been tied low (active).

Software

The software consists of a monitor program and a program to exercise the 8274 in the SDLC mode. Appendix A contains the entire program listing. For the sake of clarity, each source module has been rewritten in a simple language and will be discussed here individually. Note that some labels in the actual listings in the Appendix will not match with the labels here. Also the listing in the Appendix sets up some flags to communicate with the monitor. Some of these flags are not explained in detail for the reason that they are not pertinent to this discussion. The monitor takes the command from a keyboard and executes this program, logging any error condition which might occur.

8274 Initialization

The MPSC is initialized in the SDLC mode for Channel A. Channel B is disabled. See Figure 18 for the initialization routine. Note that WR4 is initialized before setting up the transmitter and receive parameters. However, it may also be pointed out that other than WR4, all the other registers may be programmed in any order. Also SDLC-CRC has been programmed for correct operation. An incorrect CRC selection will result in incorrect operation. Also note that receive interrupt

on first receive character has been programmed although Channel A is in the DMA mode.

Interrupt Routines

The 8274 interrupt routines will be discussed here. On an 8274 interrupt, program branches off to the "Main Interrupt Routine". In main interrupt routine, status register RR2 is read. RR2 contains the modified vector. The cause of the interrupt is determined by reading the modified bits of the vector. Note that the 8274 has been programmed in the non-vectored mode and status affects vector bit has been set. Depending on the value of the modified bits, the appropriate interrupt routine is called. See Figure 19 for the flow diagram and Figure 20 for the source code. Note that an End of Interrupt Command is issued after servicing the interrupt. This is necessary to enable the lower priority interrupts.

Figure 21 shows all the interrupt routines called by the Main Interrupt Routine. "Ignore-Interrupt" as the name implies, ignores any interrupts and sets the FAIL flag. This is done because this program is for Channel A only and we are ignoring any Channel B interrupts. The important thing to note is the Channel A Receiver Character available routine. This routine is called after receiving the first character in the SDLC frame. Since the transfer mode is DMA, we have a maximum of three character times to service this interrupt by enabling the DMA controller.




Figure 19. Interrupt Response Flow Diagram





```
/* MAIN INTERRUPT ROUTINE */
             /* SET POINTER TO 2*/
OUTPUT (COMMAND B 74) = 2;
                                    /* READ INTERRUPT VECTOR */
/* CHECK FOR CHA INT ONLY*/
RUPTS ARE IONOREDS
TEMP = INPUT(STATUS_B_74) AND 07H;
/* FOR THIS APPLICATION CH B INTERRUPTS ARE IGNORED*/
AMBIRO DI SONSTO DO CASE TEMP:
                       IGNORE_INT;
                                  /* V2V1V0 = 000*/

/* V2V1V0 = 001*/

/* V2V1V0 = 010*/

/* V2V1V0 = 011*/

/* V2V1V0 = 100*/
                      IGNORE_INT;
IGNORE_INT;
CHB_RX_CHAR;
                  CALL
                  CALL
                  CALL
                       IGNORE_INT;
                  CALL
                       RETURN)
END INTERRUPT_8274;
```

Studies of another and Figure 20. Typical Main Interrupt Routine and and solot laure specifies again

```
TEN SID SECTION OF THE CHA_EXTERNAL_CHANGE: PROCEDURE; DOM DO BY THE THE SECTION OF THE SECTION 
                TEMP = INPUT(STATUS_A_74); /* STATUS REQ 1*/
IF (TEMP_AND_END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
                                                                 TXDONE_S=DONE;
                                                ELSE DO;
                                                                 TXDONE_S=DONE;
RESULTS_S=FAIL;
                                                           END;
                                                OUTPUT(COMMAND_A_74) = 10H; /* RESET EXT/STATUS INTERRUPTS */
                                                END CHA_EXTERNAL_CHANGE;
                                               /* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */
                                               OUTPUT(COMMAND_A_74) = 1;
TEMP = INPUT(STATUS_A_74);
IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN #1188782888 700 98.53 14
                                                                                  O;
IF(TEMP AND 040H) = 040H THEN
RESULTS S = FAIL; /* CRC ERROR */
RXDONE_S = DONE;
                                                                                   OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
                                                                               END;
ELSE DO;
                                                                                   RESULTS_S = FAIL; /* RX OVERRUN ERROR*/
RXDONE_S = DONE;
                                                                                   OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
                                               RETURN:
                                               END CHA RX SPECIAL;
                                                /*************************
                                               CHA_RX_CHAR: PROCEDURE;
OUTPUT(SINGLE_MASK) = CHO_SEL; /*ENABLE RX DMA CHANNEL*/
                                               RETURN;
END CHA_RX_CHAR;
                                                                                                                                                                                                     210403-10
```

Figure 21. 8274 Typical Interrupt Handling Routines



It may be recalled that the receiver buffer is three bytes deep in addition to the receiver shift register. At very high data rates, it may not be possible to have enough time to read RR2, enable the DMA controller without overrunning the receiver. In a case like this, the DMA controller may be left enabled before receiving the Receive Character Interrupt. Remember, the Rx DMA request and interrupt for the receive character appears at the same time. If the DMA controller is enabled, it would service the DMA request by reading the received character. This will make the 8274 interrupt line go inactive. However, the 8259A has latched the interrupt and a regular interrupt acknowledge sequence still occurs after the DMA controller has completed the transfer and given up the bus. The 8259A will return Level 7 interrupt since the 8274 interrupt has gone away. The user software must take this into account, otherwise the CPU will hang up.

The procedure shown for the Special Receive Condition Interrupt checks if the interrupt is due to the End of Frame. If this is not TRUE, the FAIL flag is set and the program aborted. For a real life system, this must be followed up by error recovery procedures which obviously are beyond the scope of this Application Note.

The transmission is terminated when the End of Message (RR0, D6) interrupt is generated. This interrupt is serviced in the Channel A External/Status Change interrupt procedure. For any other change in external status conditions, the program is aborted and a FAIL flag set.

Main Program

Finally, we will briefly discuss the main program. Figure 22 shows the source program. It may be noted that the Transmit Under-run latch is reset after loading the first character into the 8274. This is done to ensure CRC transmission at the end of the frame. Also, the first character is loaded from the CPU to start DMA transfer of subsequent data. This concludes our discussion on hardware and software example. Appendix A also includes the software written to exercise the 8274 in the vectored mode by disabling the 8259A.

```
CHA_SDLC_TEST: PROCEDURE BYTE PUBLIC;
      CALL ENABLE_INTERRUPTS_S;
      CALL
            INIT_8274_SDLC_S;
      ENABLE;
      ENABLE;
OUTPUT(COMMAND_A_74) = 28H; /* RESET TX INT/DMA */
      OUTPUT(COMMAND_B_74) = 28H; /* BEFORE INITIALIZING 8237*/
      CALL INIT 8237 S;
      CALL INIT_8237_S;
OUTPUT(DATA_A_74) = 55H; /*LOAD FIRST CHARACTER FROM */
/*CPU */
      /* TO ENSURE CRC TRANSMISSION, RESET TX UNDERRUN LATCH */
      OUTPUT (COMMAND A 74) = OCOH;
      OUTPUT (COMPARM A_7=) = OCOH;

RXDONE_S_TXDONE_S=NOT_DONE; /* CLEAR ALL FLAGS */

RESULTS_S=PASS; /* FLAG SET FOR MONITOR */
      RESULTS_S=PASS; /* FLAG SET FOR MONITOR */
DO WHILE TXDONE_S=NOT_DONE; /* DO UNTIL TERMINAL COUNT */
      /* TEST FOR TX BUFFFER EMPTY TO VERIFY THIS*/
      DO WHILE RXDONE_S=NOT DONE; /* DO UNTIL TERMINAL COUNT */
      END;
            STOP_8237_S;
      CALL
END CHA_SDLC_TEST;
```

Figure 22. Typical 8274 Transmit/Receive Set-Up in SDLC Mode




Figure 23. 8274 Dalsy Chain Vectored Mode

SPECIAL APPLICATIONS

In this section, some special application issues will be discussed. This will be useful to a user who may be using a mode which is possible with the 8274 but not explicitly explained in the data sheet.

MPSC Daisy Chain Operation

Multiple MPSCs can be connected in a daisy-chain configuration (see Figure 23). This feature may be useful in an application where multiple communication channels may be required and because of high data rates, conventional interrupt controller is not used to avoid long interrupt response times. To configure the MPSCs for the daisy chain operation, the interrupt priority input pins (IPI) and interrupt priority output pins (IPO) of the MPSC should be connected as shown. The highest priority device has its IPI pin connected to ground. Each MPSC is programmed in a vectored mode with status affects vector bit set. In the 8085 basic systems, only one MPSC should be programmed in the 8085 Mode 1. This is the MPSC which will put the call vector (CD Hex) on the data bus in response to the first INTA pulse (see Figure 15). It may be pointed out that the MPSC in 8085 Mode 1 will provide the call vector irrespective of the state of IPI pin. Once a higher priority MPSC generates an interrupt, its IPO pin goes inactive thus preventing lower priority MPSCs from interrupting the CPU. Preferably the highest priority MPSC should be programmed in 8085 Mode 1. It may be recalled that the Priority Resolve Time on a given MPSC extends from the falling edge of the first INTA pulse to the falling edge of the second INTA pulse. During this period, no new internal interrupt requests are accepted. The maximum number of the MPSCs that can be connected in a daisy chain is limited by the Priority Resolution Time. Figure 24 shows a maximum number of MPSCs that can be connected in various CPU systems.

It may be pointed out that \overline{IOP} to \overline{IPI} delay time specification is 100 ns.

System Configuration	Pasalutian Time	Number of 8274s Daisy Chained (Max)	
8086-1	400	one open 4 at USO	
8086-2	500	5 5	
8086	800	the typical flow dia	
8088	800	8	
8085-2	1200	12	
8085A	1920	19	

NOTE:

Zero wait states have been assumed.

Figure 24. 8274 Daisy Chain Operation

Bisync Transparent Communication

Bisync applications generally require that data transparency be established during communication. This requires that the special control characters may not be included in the CRC accumulation. Refer to the Synchronous Protocol Overview section for a more detailed discussion on data transparency. The 8274 can be used for transparent communication in Bisync communications. This is made possible by the capability of the MPSC to selectively turnon/turnoff the CRC accumulation while transmitting or receiving. In bisync transparent transmit mode, the special characters (DLE, DLE SYN, etc) are excluded from CRC calculation. This can be easily accomplished by turning off the transmit CRC calculation (WR5: D5 = 0) before loading the special character into the transmit buffer. If the next character is to be included in the CRC accumulation, then the CRC can be enabled (WR5: D5 = 1). See Figure 25 for a typical flow diagram.




Figure 25. Transmit in Bisync Transparent Mode

During reception, it is possible to exclude received character from CRC calculation by turning off the Receive CRC after reading the special character. This is made possible by the fact that the received data is presented to receive CRC checker 8 bit times after the character has been received. During this 8 bit times, the CPU must read the character and decide if it wants to be included in the CRC calculation. Figure 26 shows the typical flow diagram to achieve this.

It should be noted that the CRC generator must be enabled during CRC reception. Also, after reading the CRC bytes, two more characters (SYNC) must be read before checking for CRC check result in RR1.

Auto Enable Mode

In some data communication applications, it may be required to enable the transmitter or the receiver when the CTS or the CD lines respectively, are activated by the modems. This may be done very easily by programming the 8274 into the Auto Enable Mode. The auto enable mode is set by writing a '1' to WR3,D5. The function of this mode is to enable the transmitter automatically when CTS goes active. The receiver is enabled when CD goes active. An in-active state of CTS or CD pin will disable the transmitter or the receiver respectively. However, the Transmit Enable bit (WR5:D3) and Receive Enable bit (WR3:D1) must be set in order to use the auto enable mode. In non-auto mode, the transmitter or receiver is enabled if the corresponding bits are set in WR5 and WR3, irrespective of the state CTS or CD pins. It may be recalled that any transition on CTS or CD pin will generate External/ Status Interrupt with the corresponding bits set in RR1. This interrupt can be cleared by issuing a Reset External/Status interrupt command as discussed earlier.

Note that in auto enable mode, the character to be transmitted must be loaded into the transmit buffer af-




Figure 26. Receive in Bisync Transparent Mode

ter the CTS becomes active, not before. Any character loaded into the transmit buffer before the CTS became active will not be transmitted.

High Speed DMA Operation

In the section titled Application Example, the MPSC has been programmed to operate in DMA mode and receiver is programmed to generate an interrupt on the first receive character. You may recall that the receive FIFO is three bytes deep. On receiving the interrupt on the first receive character, the CPU must enable the DMA controller within three received byte times to avoid receiver over-run condition. In the application example, at 400K baud, the CPU had approximately 60 µs to enable the DMA controller to avoid receiver buffer overflow. However, at higher baud rates, the CPU may not have enough time to enable the DMA controller in time. For example, at 1M baud, the CPU should enable the DMA controller within approximately 24 µs to avoid receiver buffer overrun. In most applications, this is not sufficient time. To solve this problem, the DMA controller should be left enabled before getting the interrupt on the first receive character (which is accompanied by the Rx DMA request for the appropriate channel). This will allow he DMA controller to start DMA transfer as soon as the Rx DMA request becomes active without giving the CPU enough time to respond to the interrupt on the first receive character. The CPU will respond to the interrupt after the DMA transfer has been completed and will find the 8259A (see Application Example) responding with interrupt level 7, the lowest priority level. Note that the 8274 interrupt request was satisfied by the DMA controller, hence the interrupt on the first receive character was cleared and the 8259A had no pending interrupt. Because of no pending interrupt, the 8259A returned interrupt level 7 in response to the INTA sequence from the CPU. The user software should take care of this interrupt.



PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

Asynchronous Operation

At the end of transmission, the CPU must issue "Reset Transmit Interrupt/DMA Pending" command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1:D6) and residue code (RR1:D3, D2, D1) may be checked.

Status Register RR2

ChB RR2 contains the vector which gets modified to indicate the source of interrupt (see the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of ChB RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.

Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

Transmit Under-Run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit underrun/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter underruns at the end of the frame, CRC check bytes are appended to the frame/message. The transmit underrun/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset before the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3:D1 = 1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

EOI Command

EOI command can only be issued through channel A irrespective of which channel had generated the interrupt.

Priority in DMA Mode

There is no priority in DMA mode between the following four singals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.

APPENDIX A APPLICATION EXAMPLE: SOFTWARE LISTINGS

```
PL/M-86 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST
  SERIES-III PL/M-86 V2. O COMPILATION OF MODULE INIT_8274_S
  OBJECT MODULE PLACED IN : F1: SIN174. OBJ
 COMPILER INVOKED BY: PLMB6. 86 :F1:SIN174. PLM TITLE(1SBC 88/45 8274 CHANNEL
  A SDLC TEST) COMPACT NOINTVECTOR ROM
               /*******************
AV valid CRC resul
                       INITIALIZE THE 8274 FOR SDLC MODE 1200 */ DADA 1900 and add about belonger non-
               /#
                                         INTA) on the MPSC must be field high through a pull-
               14
                      1 RESET CHANNEL
               1+
                      2. EXTERNAL INTERRUPTS ENABLED
               1#
                         TIAW GM
            /* 4. PIN 10 = RTS
                         NON-VECTORED INTERRUPT-8086 MODE
               /#
                      6. CHANNEL A DMA, CH B INT
7. TX AND RX = B BITS/CHAR
* possible to preven
*beive buffers by se
                         ADDRESS SEARCH MODE
inhibaton (WE3:DI = 1
                      10. CD AND CTS AUTO ENABLE
                                                 When receiving data in SDLC mode, the veRC bytes
     a usin, this option.
                      12. NO PARITY
                       13. SDLC/HDLC MODE
                                                 will have tike
                      14. RTS AND DTR
    racte*vn the receive
                                                      ny other data field. Failing to do so will Asult
              /# SHY
                      15. CCITT - CRC
16. TRANSMITTER AND RECEIVER ENABLED
                                                       */
     /* 17. 7EH = FLAG
                                                         uppr indicates that the entire frame has beat a
              INIT_8274_S: DO:
               SINCLUDE (: F1: PORTS PLM)
14
                      ISBC 88/45 PORT ASSIGNMENTS
                                                      #/
               ABREZ Sommer the vector which gets notweethers seems seems seems seems seems the
              DECLARE LIT LITERALLY 'LITERALLY';
= /* 8237A-5 PORTS */
matri and baller
              DECLARE CHO ADDR
                                 TO LITORG
                                           '081H',
                      CHO_COUNT
                                   LIT
                      CH1_ADDR
                                   LIT
                                           'ORPH'.
                                           '083H',
                     CH1_COUNT
                                   LIT
                                           congrated, otherwise it will indicate the previous .'HABO'
                                   LIT
                      CH2_COUNT
                                   LIT
                                           '085H',
                     CH3_ADDR
                                           '086H'.
                      CH3_COUNT
                                   LIT
                                           '087H'.
                                           '088H'
                      STATUS 37
                                   LIT
mode betraden the follow
                     COMMAND 37
                                   LIT
                     REQUEST_REG_37
                                  LIT
                                           '089H',
                                                                     nitialization Sequence
CHA), BXDRQ(CHA
                     SINGLE MASK
                                           'OBAH'
MODE_REG_37
                                 LIT
                                          '08BH',
  PL/M-86 COMPILER
                    15BC 88/45 8274 CHANNEL A SDLC TEST and blooks ARW granteed of the business Change
                      CLR_BYTE_PTR_37 LIT
                                           'ORCH'.
                                           '08DH',
                     TEMP_REG_37 LIT
MASTER_CLEAR_37 LIT
                      ALL MASK 37
                                   LIT
                                           '08FH';
               /* 8254-2 PORTS */
               DECLARE CTR_OO
                                           '090H',
                                   LIT
                                           '091H'.
                      CTR_02
                                   LIT
                                           '092H',
                                                                                  210403-15
```



```
CONTROLO 54
                                                                                                                                            '093H'
                                                                 STATUSO_54
                                                                                                                                           '093H',
                                                                 CTR_10
                                                                                                                 LIT
                                                                                                                  LIT
                                                                 CTR 11
                                                                                                                                           109AH 1
                                                                 CTR12
                                                                                                                 LIT
                                                                 CONTROL1_54
                                                                                                                                           '09BH',
                                                                                                                 LIT
                                                                 STATUS1_54
                                                                                                                                           '09BH';
                                         /* 8255 PORTS */
                                                                                                                 LIT
                                          DECLARE PORTA_55
                                                                                                                                           'OAOH',
                                                                 PORTB_55
PORTC_55
CONTROL_55
                                                                                                                                           '0A1H'
                                                                                                                                           '0A2H',
                                                                                                                                           '0A3H';
                                                                                                                 LIT
                                          /* 8274 PORTS */
                                         DECLARE DATA_A_74
DATA_B_74
STATUS_A_74
COMMAND_A_74
STATUS_B_74
COMMAND_B_74
                                                                                                                 LIT
                                                                                                                                           'ODOH'
                   1 =
                                                                                                                                           'OD1H'.
                                                                                                                 LIT
                                                                                                                                           'OD2H',
                                                                                                                                            'OD2H',
                                                                                                                                           PROCEDURE FURL TO, HEDO.
                                                                                                                 LIT
                                                                                                                                           'ODSH';
                                       /* 8259A PORTS */
                                          DECLARE STATUS_POLL_59 LIT
                   1 =
                                                                                                                                           'OEOH',
                                                                 ICW1_59
OCW2_59
OCW3_59
OCW1_59
ICW2_59
                                                                                                                 LIT
                                                                                                                                           'OEOH'
                                                                                                                                           'OFOH'
                                                                                                                 LIT
                                                                                                                                            'OEOH',
                                                                                                                 LIT
                                                                                                                                           'OE1H',
                                                                                                                                           '0E1H'.
                                                                                                                                                           /* FORMAT IS: HRITE CHANNEL DO INITIALIZE CHANNEL REPORT IN A RESET IN A RESET IN A RESET IN A RESET INITIALIZE AND A RESET IN A RESET INITIALIZE AND A RESET IN A RESET INITIALIZE AND A RESET INITIALIZE AND A RESET IN A 
                                                                   ICW3_59
ICW4_59
                                                                                                                 LIT
                                                                                                                                  OEIH', OEIH',
                                                                                                                      /* FORMAT 19: HRITE REGISTER REGISTER DATA */
INITIALIZE CHANNEL DRA.Y \* STRENKE
                                         /* 8274 REGISTER BIT ASSIGNMENTS */
/* READ REGISTER O */
                                                                                                                                           '01H',
                     1 =
                                          DECLARE RX AVAIL
                                                                                                                                         '02H',
'04H',
'08H',
'10H',
                                                                 INT_PENDING LIT
TX_EMPTY LIT
CARRIER_DETECT LIT
                                                                 SYNC_HUNT LIT
                                                                                                                                          '20H',
                                                        ISBC 88/45 8274 CHANNEL A SDLC TEST
PL/M-86 COMPILER
                                                                END_OF_TX_MESSAGE LIT '40H',
BREAK_ABORT LIT '80H';
REGISTER 1 */
                                       /* READ REGISTER 1 */
                   1 =
                                        DECLARE ALL_SENT
                                                                 PARITY_ERROR
RX_OVERRUN
CRC_ERROR
                                                                                                               LIT
                                                                                                                                         '10H',
                                                                                                                                        '40H';
                                                                                                                 LIT
                                                                 END_OF_FRAME LIT
                                        /* READ REGISTER 2 */
     10
                  1 =
                                       DECLARE TX_B_EMPTY
                                                                                                                                          '00H'.
                                                                 EXT_B_CHANGE
RX_B_AVAIL
RX_B_SPECIAL
                                                                                                               LIT
                                                                                                                                          '01H',
                                                                                                               LIT
                                                                TX_A_EMPTY
EXT_A_CHANGE
RX_A_AVAIL
RX_A_SPECIAL
                                                                                                               LIT
                                                                                                                                         'OSH', SARAT - LET B GMARHUDO TO
                                                                                                                                          '06H'.
                                                                                                                                         '07H';
                                                                                                               LIT
                                                                                                                                                                                                                                                    210403-16
```

```
= /* 8237 BIT ASSIGNMENTS */
   11 1 = DECLARE CHO_SEL
                                              LIT
                                                         '00H',
                                                         '01H',
                           CH1_SEL
                                               LIT
                           CH2_SEL
                                              LIT
                           WRITE_XFER
READ_XFER
                                                         '04H'
                                               LIT
                                               LIT
                                                          '08H',
                           DEMAND_MODE
SINGLE_MODE
                                              LIT
                                                          '40H',
                                                         'BOH',
                           BLOCK_MODE
                           SET_MASK
                                              LIT
  12
                 DELAY_S: PROCEDURE PUBLIC;
DECLARE D WORD;
                 D=0;
DO WHILE D<800H;
   14
        2
   15
  16
        3
                 D=D+1;
         3
                 END;
                 END DELAY_S;
  19 1
                 INIT_8274_SDLC_S: PROCEDURE PUBLIC;
  20 2
                 DECLARE C BYTE;
                 $EJECT
PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
                 /* TABLE TO INITIALIZE THE 8274 CHANNEL A AND B */
                 /* FORMAT IS: WRITE REGISTER, REGISTER DATA */
                         MAT IS: WRITE REGISTER, REGISTER DATA -/
INITIALIZE CHANNEL ONLY
                 DECLARE TABLE_74_A(*) BYTE DATA
  21 2
                          TABLE_74_A(*) BYTE DATA
(OOH, 18H, /* CHANNEL RESET */
OOH, 80H, /* RESET TX CRC */
O2H, 11H, /* PIN 10=RTSB, A DMA, B INT */
O4H, 20H, /* SDLC/HDLC MODE, NO PARITY */
                           07H, 07EH,
                                              /* SDLC FLAG */
/* RX DMA ENABLE */
                           O1H, OBH,
                                              /* DTR, RTS, 8 TX BITS, TX ENABLE, TX CRC ENABLE */
/* DEFAULT ADDRESS */
                           OSH, OEBH,
                           06H, 55H,
                                              /* 8 RX BITS, AUTO ENABLES, HUNT MODE, */
/* RX CRC ENABLE */
/* END OF INITIALIZATION TABLE */
                           03H, 0D9H,
                           TABLE_74_B(*) BYTE DATA
(02H.OOH. /* INTERRUPT VECTOR */
01H.1CH. /* STATUS AFFECTS VECTOR */
0FFH). /* STATUS AFFECTS VECTOR */
                 DECLARE TABLE_74_B(*) BYTE DATA
  22 2
                          01H, 1CH,
                                              /* END */
                                                   /* BAUD RATE = 400K_BAUD*/
/* BAUD RATE = 400K_BAUD*/
                 /* INITIALIZE THE 8254 */
                 OUTPUT(CONTROLO_54)=36H;
OUTPUT(CTR_00) = LOW(20);
OUTPUT(CTR_00) = HIGH(20);
  23 2
  24
                 /* INITIALIZE THE 8274 */
  26
       5
                 C=0;
                 DO WHILE TABLE_74_B(C) <> OFFH;
OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
  28
  29
  30
                      DUTPUT (COMMAND_B_74) = TABLE_74_B(C);
  31
        3
                     C=C+1;
                 END;
                                                                                                                   210403-17
```





```
34
       35
      36
37
                                               C=C+1;

DUTPUT(COMMAND_A_74) = TABLE_74_A(C);
       38
                  3
                                     END;
                                               CALL DELAY_S;
                                    RETURN;

END INIT_8274_SDLC_S;

END INIT_8274_S;

END INIT_8274_S;
       42
PL/M-86 COMPILER iSBC 88/45 8274 CHANNEL A SDLC TEST
 MODULE INFORMATION:
             CODE AREA SIZE
                                                            = 00A8H
                                                                                           168D
             CONSTANT AREA SIZE = 0000H
VARIABLE AREA SIZE = 0003H
MAXIMUM STACK SIZE = 0006H
                                                                                              OD
                                                                                               3D
                                                                                              6D
             213 LINES READ
O PROGRAM WARNINGS
             O PROGRAM FRRORS
END OF PL/M-86 COMPILATION
PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE INIT_8237_CHA
OBJECT MODULE PLACED IN: F1:SINI37. OBJ
COMPILER INVOKED BY: PLM86.86:F1:SINI37.PLM TITLE(1SBC 88/45 8274 CHANNEL A SDLC
TEST) COMPACT NOINTVECTOR ROM
                                     8237 INITIALIZATION ROUTINE FOR DMA TRANSFER */
                                     1
                                     INIT_8237_CHA: DO;
                                   #NOLIST JAMASING STYLE OF SHOOKS STANDARD STYLE OF SHOOKS STANDARD STYLE OF SHOOKS STANDARD STYLE OF SHOOKS STANDARD STA
     12 1
                                  13
     14
      15
     16
17
                                                                                                          /* RECEIVE BUFF AT 900H */
     18
                 2
                 2
     20
     22
     23
     24
     26
                2
                                                                                                                                                                                                                                                      210403-18
```

2-409





```
/* ENABLE TRANSFER */
    27
                 2
                                     OUTPUT(SINGLE_MASK) = CH1_SEL;
                                                                                                                                 /* ENABLE TX DMA: */ COLA EX SUBMIT SUBMIT DO
                 2
                                     RETURN:
    28
    29
                 2
                                     END INIT_8237_S;
                                      /* TURN OFF THE 8237 CHANNELS O AND 1 */
                                      STOP_B237_S: PROCEDURE PUBLIC;
OUTPUT(SINGLE_MASK) = CH1_SEL OR SET_MASK;
OUTPUT(SINGLE_MASK) = CH0_SEL OR SET_MASK;
     30
     31
     32
                   5 5
                                      RETURN;
                                      END STOP_8237_S;
END INIT_8237_CHA;
      34
     35
MODULE INFORMATION:
              CODE AREA SIZE = 004CH
CONSTANT AREA SIZE = 0000H
VARIABLE AREA SIZE = 0000H
                                                                                                     OD
PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
            MAXIMUM STACK SIZE = 0002H
163 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS
                                                                                                    20
END OF PL/M-86 COMPILATION
PL/M-56 COMPILER 1980 88/45 8274 CHANNEL A SDLC TEST A JEMANS ASSESSMENT SELECTION ASSESSMENT OF THE PLAN OF THE P
SERIES-III PL/M-86 V2 O COMPILATION OF MODULE INTR 8274_5

OBJECT MODULE PLACED IN : F1 SINTR OBJ

COMPILER INVOKED BY PLM86 86 : F1 SINTR PLM TITLE (15BC 88/45 8274 CHANNEL

A SDL C TEST) COMPANY NO NUMBER OF PLACED IN T
 A SDLC TEST) COMPACT NOINTVECTOR ROM
                                       / 世界也是如何可以有效的每個的有效的有效的有效的有效的有效的有效的。
                                      /*
/*
/*
                                                      /***********************************
                                      INTR_6274_S DO.
                                     ANOLIST
DECLARE TEMP BYTE,
DECLARE (RESULTS_S.TXDONE_S,RXDONE_S) BYTE EXTERNAL,
DECLARE INT_VEC POINTER AT (140);
DECLARE INT_VEC_STORE POINTER;
DECLARE MASK_59 BYTE;
DECLARE MASK_59 BYTE;
DECLARE MASK_59 BYTE;
     12
      15
                                                          DECLARE DONE
NOT_DONE
PASS
                                      /********/
/* IGNORE INTERRUPT HANDLER */
                                       /***********************
                                      IGNORE_INT PROCEDURE, HOSSITA THE TIMEMART WY
     18
                                      RESULTS_S = FAIL;
                                      RETURN:
                                      END IGNORE_INT;
                                                                                                                                                                                                                                                          210403-19
```

```
22
                          CHA_EXTERNAL_CHANGE: PROCEDURE; AND THE AND SHARE TO THE AND SHARE THE SHARE
                          25
                                  TXDONE_S=DONE;
                          ELSE DO;
                                 TXDONE S=DONE;
    27
             3
    28
             3
                                 RESULTS_S=FAIL;
    29
                                   END;
                          OUTPUT(COMMAND_A_74) = 10H; /* RESET EXT/STATUS INTERRUPTS */
    30
                           RETURN;
    32
             2
                          END CHA_EXTERNAL_CHANGE;
                          SEJECT
PL/M-86 COMPILER 138C 88/45 8274 CHANNEL A SDLC TEST
                          /* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */
                          /******/***/
                          CHA_RX_SPECIAL: PROCEDURE;
   33
           1
                                 OUTPUT (COMMAND_A_74) = 1;
                                  TEMP = INPUT(STATUS_A_74);
                                  IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
                                                        O;
IF(TEMP AND 040H) = 040H THEN
    37
                                                    DO;
    38
             3
    39
                                                        RESULTS_S = FAIL; /* CRC ERROR */
RXDONE_S = DONE;
                                                         OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
    41
                                                     END; ELSE DO: 2 TEST SIGE A JEMAND ATSE SALES SEST TO LIBROR AND A SE
    42
    43
                                                        TF (TEMP AND 20H) = 20H THEN DO;
RESULTS_S = FAIL;
/* RX DVERRUN ERROR*/
RXDDNE_S = DDNE;
    46
    47
                                                        OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
END;
VD;
    48
                                                    END;
    51
                          RETURN:
                          END CHA_RX_SPECIAL;
                          CHA_RX_CHAR: PROCEDURE;
OUTPUT(SINGLE
                          /******************************
                          CHA_RX_CHAR: PROCEDURE;
OUTPUT(SINGLE_MASK) = CHO_SEL; /*ENABLE RX DMA CHANNEL*/
BETIIDN:
    54
    55
                          RETURN;
END CHA_RX_CHAR;

$EUECT
                          RETURN:
PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
                          /* ENABLE 8274 INTERRUPTS - SET UP THE 8259A */
                          ENABLE_INTERRUPTS_S: PROCEDURE PUBLIC;
                         DECLARE CHA_INT_ON LIT 'OF7H',

DISABLE,

CALL SET$INTERRUPT(39, INT_39);
   58
   60 2
                                                                                                                                                                                   210403-20
```



```
INT_VEC_STORE = INT_VEC;
INT_VEC = INTERRUPT*PTR(INT_8274_S);
MASK_99 = INPUT(OCW1_59);
           64
                                  2
                                                                   OUTPUT(OCW1_59) = MASK_59 AND CHA_INT_ON; 3900330784 300445 AND
                                                                  65
                                                                   /* DISABLE 8274 INTERRUPTS - SET UP THE 8259A */
          67
                                 1
                                                                  DISABLE_INTERRUPTS S: PROCEDURE PUBLIC,
                                                                 DISABLE; (A 274) W 1041 /W RECET EXTENTING UNITERRUPTS AT A CATEGORIAN A CATEGORIAN
                                 2
          68
          69
                                 2
                                                                  INT_VEC = INT_VEC_STORE;
                                                                  OUTPUT(OCW1_59) = MASK_59;
                                                                  ENABLE;
                                SO
                                                                  PETLIPNI
                                                                 RETURN;
END DISABLE_INTERRUPTS_S;
                                                                  /* CHANNEL B RECEIVE CHARACTER AVAILABLE */
          74
                                                                  CHB_RX_CHAR: PROCEDURE;
          75
                                                                 TEMP=INPUT(DATA_B_74);

OUTPUT(COMMAND_B_74) = 38Hour sward to ship (SWARD SWARD SWA
                                                                  TEMP=INPUT(DATA_B_74);
          76
                               2
                                                                 RETURN;
END CHB_RX_CHAR, KAHT MOAD = (HORO DAN AKBT) AT
          78
                                                                  PL/M-86 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST

/*************************

/* MAIN INTERRUPT ROUTINE */
/********************

79 1 INT_8274_S: PROCEDURE INTERRUPT 35 PUBLIC;
                                                               INT_8274_S: PROCEDURE INTERRUPT 35 PUBLIC:

OUTPUT (COMMAND_B_74) = 2;

TEMP = INPUT(STATUS_B_74) AND 07H;

** FEAD INTERRUPT VECTOR */

** CHECK_FOR CHA INT_DNLY*/

DO CASE TEMP;

CALL IGNORE_INT;

CALL GHORE_INT;

CALL GHORE_INT;

CALL GHORE_INT;

CALL CHA_EXTERNAL_CHANGE;

CALL CHA_EXTERNAL_CHANGE;

CALL CHA_EX_CHAR;

CALL CHA_RX_CHAR;

** V2VIVO = 1010*/

CALL CHA_RX_SPECIAL;

** V2VIVO = 1110*/

CALL CHA_RX_SPECIAL;

** V2VIVO = 1111*/

END;

** V2VIVO = 1111*/
          81
         82
          84
          85
          86
                                3
          89
                                                               END,

OUTPUT(COMMAND_A_74) =38H, /* END OF INTERRUPT FOR 8274 */

OUTPUT(OCW2_59) = 63H, /* 8259_EOI */

OUTPUT(OCW1_59) = INPUT(OCW1_59) AND 0F7H;
                                                                 END INT_8274_S,
                                                               /* DEFAULT INTERRUPT ROUTINE - 8259A INTERRUPT 7 */
/* REGUIRED ONLY WHEN DMA CONTROLLER IS ENABLED */
/* BEFORE RECEIVING FIRST CHARACTER WHICH IS */
/* AT HIGH BAUD RATES LIKE BOOK BAUD. READ APP. */
/* NOTE SECTION 6 FOR DETAILS */
                                                                                                                                                                                                                                                                                                                                                                                                                                                          210403-21
```



```
INT_39: PROCEDURE INTERRUPT 39:

OUTPUT(OCW2_59) = 20H; /* NON-SPECIFIC E0I */

OUTPUT(OCW1_59) = INPUT(OCW1_59) AND OF7H;

RESULTS_8 = FAIL;
              98
              99
          100
          102
                             1
                                                                   END INTR_8274_S;
   MAXIMUM STACK SIZE = 0022H 34D 295 LINES READ WARREN AND DRUBBLE OF THE STATE OF TH
                           295 LINES READ
C PROGRAM WARNINGS
O PROGRAM ERRORS
WE BOALT LIA WALLD BY SENDER TOWNS AND THE BOOK BY SENDER BY SEND
   END OF PL/M-86 COMPILATION

LEND TORREST STEEL OF ALLERS SHOULD S
 PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
 SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE STEST
 OBJECT MODULE PLACED IN :F1: STEST. OBJ TITLE (1SBC 88/45 8274 CHANNEL A SDLC TEST) COMPILER INVOKED BY: PLM86.86 :F1: STEST. PLM TITLE (1SBC 88/45 8274 CHANNEL A SDLC TEST) COMPACT NOINTVECTOR ROM
                                                                 158C 545 PORT A (8274) SDLC TEST **/
                                                               /**********************************
                                                              STEST: DO:
                                                              DELAY_S: PROCEDURE EXTERNAL;
                                                              END DELAY_S;
              3
                              2
                                                             ENABLE_INTERRUPTS_S: PROCEDURE EXTERNAL;
END ENABLE_INTERRUPTS_S;
              5
                              2
                                                            INIT_8274_SDLC_S: PROCEDURE EXTERNAL; END INIT_8274_SDLC_S;
             8
          10
                                                               INIT_8237_S: PROCEDURE EXTERNAL;
          11
                                                              END INIT_8237_S;
          12
                                                              STOP_8237_S: PROCEDURE EXTERNAL;
          13
                              2
                                                             VERIFY_TRANSFER_S: PROCEDURE EXTERNAL; END VERIFY_TRANSFER_S;
                                                              END STOP_8237_S;
          14
          15
                                                             INT_8274_8: PROCEDURE INTERRUPT 35 EXTERNAL;
END INT_8274_S;
#NOLIST
          16
          17
                                                              $EJECT
PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST
                                                              DECLARE (RESULTS_S, TXDONE_S, RXDONE_S) BYTE PUBLIC;
        29
                                                             DECLARE DONE LIT 'OFFH',
NOT_DONE LIT 'OOH',
                                                                                                                         LIT
                                                                                                                                                                                                            'OFFH'
                                                                                                 FATI
                                                                                                                                                                       LIT
                                                                                                                                                                                                            '00H';
                                                                                                                                                                                                                                                                                                                                                                                                                                   210403-22
```



```
$EJECT
                      188C 88/45 9274 CHANNEL A SDLC TEST
 PL/M-86 COMPILER
                 CHA_SDLC_TEST: PROCEDURE BYTE PUBLIC:
   30
        1
                          CALL ENABLE_INTERRUPTS_S;
CALL INIT_8274_SDLC_S;
ENABLE;
   31
                          CALL INIT_8274_SDLC_S;
ENABLE;
OUTPUT(COMMAND_A_74) = 28H; /* RESET TX INT/DMA */
OUTPUT(COMMAND_B_74) = 28H; /* BEFORE INITIALIZING 8237*/
CALL INIT_8237_S;
OUTPUT(DATA_A_74) = 55H; /* LOAD FIRST CHARACTER FROM CPU*/
   32
   33
   34
   35
   37
         2
                          /* TO ENSURE CRC TRANSMISSION RESET TX UNDERRUN LATCH*/
                          OUTPUT(COMMAND__74) = OCOH;

RXDONE_S, TXDONE_S=NOT_DONE;

RESULTS_S=PASS;

/* FLAG SET FOR MONITOR*/
   38
        5
   40
        2
                          DO WHILE TXDONE_S=NOT_DONE;  /* DO UNTIL TERMINAL COUNT*/
END;
         2
   42
        3
                          DO WHILE(INPUT(STATUS_A_74) AND 04H) <> 04H;

/* WAIT FOR CRC TO GET TRANSMITTED */

/* TEST FOR TX BUFFFER EMPTY TO VERIFY THIS*/
END;

DO WHILE RXDONE_S=NOT_DONE; /* DO UNTIL TERMINAL COUNT*/
   43
        2
   46
         3
                         CALL STOP_8237_8;
   47
        2
   48
        2
                          CALL DISABLE_INTERRUPTS_S; 1 0.00 (4136) A 7404 CM 0881
   49
        2
                  CALL VERIFY_TRANSFER_S;
                          RETURN RESULTS S;
   51
        2
                 END CHA_SDLC_TEST;
                 END STEST
MODULE INFORMATION:
      CODE AREA SIZE
                           = 0063H
                                        990
      CONSTANT AREA SIZE = 0003H
VARIABLE AREA SIZE = 0003H
MAXIMUM STACK SIZE = 0004H
                                          OD
                                           3D
                                           4D
      198 LINES READ
O PROGRAM WARNINGS
      O PROGRAM ERRORS
END OF PL/M-86 COMPILATION
PL/M-86 COMPILER 188C 88/45 8274 CHANNEL A SDLC TEST
SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE VECTOR_MODE
OBJECT MODULE PLACED IN :F1:VECTOR.OBJ
COMPILER INVOKED BY: PLM86.86 :F1:VECTOR.PLM TITLE(158C 88/45 8274 CHANNEL A SDLC TEST)
                /# /#
                                8274 INTERRUPT HANDLING ROUTINE FOR
                                      8274 VECTOR MODE */
STATUS AFFECTS VECTOR MODE #/
                /************************
```

210403-23



```
/* THIS IS AN EXAMPLE OF HOW 8274 CAN BE USED IN VECTORED MODE.
/* THE ISBC88/45 BOARD WAS REWIRED TO DISABLE THE PIT 8259A AND
/* ENABLE THE 8274 TO PLACE ITS VECTOR ON THE DATABUS IN RESPONSE
/* TO THE INTA SEQUENCE FROM THE 809B. OTHER MODIFICATIONS INCLUDED
/* CHANGES TO 8274 INITIALIZATION PROGRAM (SINIT4) TO PROGRAM 8274
/* INTO VECTORED MODE (WRITE REGISTER 2A D5=1).
               1
               DECLARE TEMP BYTE;
               DECLARE (RESULTS_S.TXDONE, RXDONE) BYTE EXTERNAL;

DECLARE DONE LITERALLY 'OFFH',

NOT_DONE LITERALLY 'OOH',

PASS LITERALLY 'OFFH',

FAIL LITERALLY 'OOH';
  13
               /* TRANSMIT INTERRUPT CHANNEL A INTERRUPT WILL NOT BE SEEN IN THE */
/* DMA OPERATION. */
               TX_INTERRUPT_CHA: PROCEDURE INTERRUPT 84;
                   OUTPUT(COMMAND_A_74) = 00101000B; /*RESET TXINT PENDING*/
OUTPUT(COMMAND_A_74) = 00111000B; /*EOI*/
END TX_INTERRUPT_CHA;
  16
  18
              EXT_STAT_CHANGE_CHA: PROCEDURE INTERRUPT 85;
 20
                       TEMP = INPUT(STATUS_A_74);
IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
 21
 22
                          TXDONE = DONE;
  23
                       ELSE DO;
 24
                          TXDONE = DONE;
PL/M-86 COMPILER
                     ISBC 88/45 8274 CHANNEL A SDLC TEST
                           RESULTS_S = FAIL;
  26
       3
                       END;
  27
       2
                   28
  30
               END EXT_STAT_CHANGE_CHA;
               /*************************
                      RECEIVER CHARACTER AVAILABLE INTERRUPT WILL APPEAR ONLY ON FIRST*/
RECEIVE CHARACTER. SINCE DMA CONTROLLER HAS BEEN ENABLED BEFORE */
THE FIRST CHARACTER IS RECEIVED, THE RECEIVER REQUEST IS
SERVICED BY THE DMA CONTROLLER.
               /************************
              RX_CHAR_AVAILABLE_CHA: PROCEDURE INTERRUPT 86;
OUTPUT(COMMAND_A_74) = 00111000B;
 32
                       RETURN:
               END RX_CHAR_AVAILABLE_CHA;
               $EJECT
                                                                                                       210403-24
```



```
PL/M-86 COMPILER
                                                      ISBC 88/45 8274 CHANNEL A SDLC TEST
                                        /* SPECIAL RECEIVE CONDITION INTERRUPT SERVICE ROUTINE CHECKS FOR */
                                        SPECIAL_RX_CONDITION_CHA: PROCEDURE INTERRUPT 87;
      35
                   1
                                                              37
       38
      39
                                              ELSE DU;

RXDONE = DONE;

RESULTS_S = FAIL;

END;

OUTPUT(CDMMAND_A_74) = 00110000B; /*ERROR RESET*/

OUTPUT(CDMMAND_A_74) = 00111000B; /*EOI*/

RETURN;
      41
       42
      44
                   5 5
       45
                                       OUTPUT (COMMAND_A_/4)

RETURN;
END SPECIAL_RX_CONDITION_CHA;
END SPECIAL_RX_CONDITION_CHA;

END SPECIAL_RX_CONDITION_CHA;

END SPECIAL_RX_CONDITION_CHA;
      46
                   5 5
      48
                                       ENABLE_INTERRUPTS: PROCEDURE POBLIC;
DISABLE;
CALL SET#INTERRUPT(84.TX_INTERRUPT_CHA);
CALL SET#INTERRUPT(85.EXT_STAT_CHANGE_CHA);
CALL SET#INTERRUPT(86.RX_CHAR_AVAILABLE_CHA);
CALL SET#INTERRUPT(87.SPECIAL_RX_CONDITION_CHA);
DETIIDAL:
      49
      50
      51
      52
                   2
      54
                   5
                                        RETURN; ENGLYTHING STATE AS ASSESSED OF STATE ASSESSED AS
      55
      56
                  1
                                        END VECTOR MODE;
                                         MODULE INFORMATION:
              CODE AREA SIZE = 012EH
CONSTANT AREA SIZE = 0000H
VARIABLE AREA SIZE = 0001H
                                                                                                  302D
                                                                                                  OD
1D
             MAXIMUM STACK SIZE = 0001H
MAXIMUM STACK SIZE = 001EH
226 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS
END OF PL/M-86 COMPILATION! TATE TIS TRESHEY BOOGLIDGO & FRY A GRAPHISTTUTUO
```


2-416

THE CONTRACT OF THE CONTRACT O




APPENDIX B MPSC READ/WRITE REGISTER DESCRIPTIONS


WRITE REGISTER 0 (WR0)





WRITE REGISTER 1 (WR1)
















WRITE REGISTER 4 (WR4)




GOOM MONTON WRITE REGISTER 5 (WR5)




WRITE REGISTER 6 (WR6)



WRITE REGISTER (WR7)




READ REGISTER 0 (RR0)






READ REGISTER 1 (RR1): (SPECIAL RECEIVE CONDITION MODE)



READ REGISTER 2 (RR2) CHANNEL B ONLY



REFERENCES

- 1. IBM Document No. GA27-3004-2: General Information—Binary Synchronous Communications
- 2. Application Note AP134: Asynchronous Communication with the 8274 Multiple Protocol Serial Controller. Intel Corp., Ca.
- 3. 8274 MPSC Data Sheet, Intel Corporation, Ca.
- iSBC 88/45 Hardware Reference Manual, Intel Corp., Ca.
- 5. Computer Networks and Distributed Processing by James Martin. Prentice Hall, Inc., N.J.

September 1987

Asynchronous and SDLC Communications with 82530

*brow bnommon d_femneds one *\ 'O + Cenq' yllaredil

DFG TECHNICAL MARKETING

Order Number: 231262-003



INTRODUCTION

INTEL's 82530, Serial Communications Controller (SCC), is a dual channel, multi-protocol data communications peripheral. It is designed to interface to high speed communications lines using asynchronous, byte synchronous, and bit synchronous protocols. It runs up to 1.5 Mbits/sec, has on-chip baud rate generators and on-chip NRZI encoding and decoding circuits—very useful for SDLC communication. This application note shows how to write I/O drivers for the 82530 to do initialization and data links using asynchronous (ASYNC) and SDLC protocols. The appendix includes sections to show how the on-chip baud rate generators could be programmed, how the modem control pins could be used, and how the 82530 could be interfaced to INTEL's 80186/188 processors.

This article deals with the software for the following:

- 1. SCC port definition
- 2. Accessing the SCC registers
- 3. Initialization for ASYNC communication
- 4. ASYNC communication in polling mode
- 5. ASYNC communication in interrupt mode
- 6. Initialization for SDLC communication
- 7. SDLC frame reception
- 8. SDLC frame transmission
- 9. SDLC interrupt routines

The description is written around illustrations of the actual software written in PLM86 for a 80186 - 82530 system.

I. SCC Port Definition

The Figure 1 shows how the 4 ports (2 per channel) of the SCC can be defined. Note that the sequence of ports in the ascending order of addresses is *not* the one that is normally expected. In the ascending order it is: command (B), data (B), command (A) and data (A). In an 80186 - 82530 system, the interconnection is as follows:

```
PCSn — CS
A1 — D/C
80186 pins A2 — A/B 82530 pins
RD — RD
WR — WR
```

2. Accessing the SCC Registers

The SCC has 16 registers on each of the channels (A and B). For each channel there is only one port, the command port, to access all the registers. The register #0 can be always accessed directly through the command port. All other registers are accessed indirectly through register #0. First, the number of the register to be accessed is written to the register #0 - see the statement, in Figure 2: 'output (ch_a_command) = reg_ no and 0fh'. Then, the desired register is written to or read out. The Figure 2 shows 4 procedures: rra and wra, for reading and writing channel A registers; rrb and wrb, for reading and writing channel B registers. The read procedures are of the type 'byte' - they return the contents of the register being read. The write procedures require two parameters - the register number and the value to be written.

Figure 1. SCC Port Definition



```
d. ASYNC Communication in Polling
/* read selected scc register */
rra: procedure (reg_no) byte;
    declare reg_no byte;
if (reg_no and Ofh) (> 0
nedw (then output (ch_a_command) = reg_no and Ofh; d nothing ad bloods 44 persons dominate and
return input(ch_a_command);
from the data port of the SCC channel Biarr bne
rrb: procedure (reg_no) byte;
     declare reg_no byte;
     if (reg_no and Ofh) <> 0
     then output (ch_b_command) = reg_no and Ofh;
     return input(ch_b_command);
end rrb;
/* write selected scc register */
wra: procedure (reg_no, value);
     declare reg_no byte; seen & isnords at
     declare value byte; willing on work 5 %
     if (reg_no and Ofh) <> 0
     then output (ch_a_command) = reg_no and Ofh;
end wra;
wrb: procedure (reg_no, value);
     declare reg_no byte; oss = oss = oss = oss = >
     declare value byte: oost assesse of at
    if (reg_no and Ofh) <> 0 then output (ch_b_command) = reg_no and Ofh; (00000000 di) dre lies
     output (ch_b_command) = value;
end wrb;
                                                          A# saldans #X
                                               14 do totolet .co) dy 1 231262-2
```

Figure 2. Accessing the SCC Registers

/* master IE, vector includes status #/

Figure 3, Initialization for ASYNC Communication



3. Initialization for ASYNC Operation

In the following example, channel B of the SCC is used to perform ASYNC communication. Figure 3 shows how the channel B is initialized and configured for ASYNC operation. This is done by writing the various channel B registers with the proper parameters as shown. The comments in the program show what is achieved by each statement. After a software reset of the channel, register #4 should be written before writing to the other registers. The on-chip Baud Rate Generator is used to generate a 1200 bits/sec clock for both the transmitter and/or receiver. The interrupts for transmitter and/or receiver are enabled only for the interrupt mode of operation; for polling, interrupts must be kept disabled.

4. ASYNC Communication in Polling Mode

Figure 4 shows the procedures for reading in a received character from the 82530 (scc_in) and for writing out a character to the 82530 (scc_out) in the polling mode.

The scc_in procedure returns a byte value which is the character read in. The receiver is polled to find if a character has been received by the SCC. Only when a character has been received, the character is read in from the data port of the SCC channel B.

The scc_out procedure requires a byte parameter which is the character being written out. The transmit-

```
scc_init_b: procedure;
/* scc ch B register initialization for ASYNC mode */
                               /* channel B reset */ byd on nor bymineh
    call wrb(09, 01000000b);
                               /* 2 stop, no parity, brf = 64x */
    call wrb(04, 11001110b);
    call wrb(02, 00100000b);
                               /* vector = 20h */
                               /* rx 8 bits/char, no auto-enable */
    call wrb(03, 11000000b);
    call wrb(05, 01100000b); /* tx 8 bits/char */
    call wrb(06, 00000000b);
    call wrb(07, 00000000b);
                               /* vector includes status */
    call wrb(09, 00000001b);
    call wrb(10, 00000000b);
                               /* rxc = txc = BRG , trxc = BRG out */
    call wrb(11, 01010110b);
    call wrb(12, 00011000b);
                               /* to generate 1200 baud, x64 @ 4 mhz */
    call wrb(13, 00000000b);
    call wrb(14, 00000011b);
                               /* BRG source = SYS CLK, enable BRG */
    call wrb(15, 00000000b); /* all ext status interrupts off */
    /* enables */
    call wrb(03, 11000001b);
                                /* scc-b receive enable */
call wrb(05, 11101010b);
                                /* scc-b transmit enable, dtr on, rts on */
    /* enable interrupts - only for interrupt driven ASYNC I/O */
    call wrb(09, 00001001b);
                               /* master IE, vector includes status */
    call wrb(01, 00010011b);
                               /* tx , rx, ext interrupts enable */
end scc_init_b;
                                                                    231262-3
```

Figure 3. Initialization for ASYNC Communication

```
owned at - and the second as an End of Interrupt - read in by the CFU.
/* scc data character input from channel B */ 100 bornston 20108 set or bosomoo (103
                    which is, in fact, receiving the interrupt from the $2550. The est_b is not enabled
scc_in: procedure byte; W&A sdi ni 10000
     declare char byte;
     do while (input(ch_b_command) and 1h) = 0; end;
     char = input(ch_b_data); /* if rx data character is available */
     return char;
                               /* then input it to buffer */
end scc_in;
                                        trings of procedure interrupt 20h
/* scc data character output to channel B */
scc_out: procedure (char);
     declare char byte; IDE sittings non #1 ... ... (481_4108) $ugfor
     do while (input(ch_b_command) and 4h) = 0; end;
     output(ch_b_data) = char; /* if tx buff empty then transfer the */
                                 /* data character to tx buff */
end scc_out;
                     \* 103 514 baga non 4\ 1/0008 * (601 1109) 5/10 231262-4
```

Figure 4. ASYNC Communication in Polling Mode

ter is polled for being ready to transmit the next character before writing the character out to the data port of SCC channel B.

Typical calls to these procedures are:

```
abc_variable = scc_in;
call scc_out (xyz_variable);
```

5. ASYNC Communication in Interrupt Mode

In contrast to polling for the receiver and/or the transmitter to be ready with/for the next character, the 82530 can be made to interrupt when it is ready to do receive or transmit.

The on-chip interrupt controller of the SCC can be made to operate in the vectored mode. In this mode, it generates interrupt vectors that are characteristic of the event causing the interrupt. For the example here, the vector base is programmed at 20h and 'Vector

Includes Status' (VIS) mode is set - WR9 = XXX0XX01. Vectors and the associated events are:

Vector	Procedure	Event Causing Interrupt
20h	txintr_b	ch_b - transmit buffer empty
22h	esi_b	ch_b - external/status change
24h	rxintr_b	ch_b - receive character available
26h	src_b	ch_b - special receive condition
28h	txintr_a	ch_a - transmit buffer empty
2ah	esi_a	ch_a - external/status change
2ch	rxintr_a	ch_a - receive character available
2eh	src_a	ch_a - special receive condition

NOTE:

Odd vector numbers do not exist.

Figure 5 shows the interrupt procedures for the channel B operating in ASYNC mode. The transmitter buffer empty interrupt occurs when the transmitter can accept one more character to output. In the interrupt procedure for transmit, the byte char_out_530 is output. Following this, is an epiloge that is common to all the



interrupt procedures; the first statement is an end of interrupt command to the 82530 - note that it is issued to channel A - and the second is an End of Interrupt (EOI) command to the 80186 interrupt controller which is, in fact, receiving the interrupt from the 82530.

The receive buffer full interrupt occurs when the receiver has at least one character in its buffer, waiting to be read in by the CPU.

The esi_b is not enabled to occur and src_b cannot occur in the ASYNC mode unless the receiver is overrun or a parity error occurs.

```
/* channel B interrupt procedures */
                      interrupt 20h;
            procedure
txintr_b:
                                     te see data character output to channel
    output (ch_b_data) = char_out_530;
                                                 scc_out: procedure (charis
                                 /* reset highest IUS */
    call wra(00,38h);
    output (egir_186) = 8000h; /* non specific EOI */ ud 7845 $781585
    return;
end txintr_b;
            procedure interrupt 22h;
                                 /* reset ESI */
   call wrb(00,10h);
call wra(00,38h);
                              /* reset highest IUS */
output (eoir_186) = 8000h;
                                /* non specific EOI */
   return;
end esi_b;
                      interrupt 24h;
rxintr_b: procedure
char_in_530 = input (ch_b_data);
                             /* reset highest IUS */
 call wra(00, 38h);
                               /* non specific EOI */ mboong and of alian labiay
    output (eoir_186)
                     = 8000h;
   return;
end rxintr_binetze d do
src_b: procedure
                       interrupt 26h;
                                 S. ASYNC Communication in Interrupt */
    call wrb(00,30h);
call wra(00,38h);
                               /* reset highest IUS */
   output (eoir_186)
                     = 8000h;
                                /* non specific EOI */
   return;
end src_bier laloega
                                                                   231262-5
```

in the vectors that are characteristic of the characteristic of th



6. Initialization for SDLC Communication

Channel A of the SCC is programmed for being used for SDLC operation. It uses the DMA channels on the 80186. Figure 6 shows the initialization procedure for channel A. The comments in the software show the effect of each statement. The on-chip Baud Rate Generator is used to generate a clock of 125 kHz both for reception and transmission. This procedure is just to prepare the channel A for SDLC operation. The actual transmission and reception of frames is done using the procedures described further.

7. SDLC Frame Reception

Figure 7 shows the entire set-up necessary to receive a SDLC frame. First the DMA controller is programmed with the receive buffer address (@rx_buff), byte count, mode etc and is also enabled. Then a flag indicating reception of the frame is reset. An Error Reset command is issued to clear up any pending error conditions. The receive interrupt is enabled to occur at the end of frame reception (Special Receive Condition); lastly, the receiver is enabled and put in the Hunt mode (to detect the SDLC flag). When the first flag is detect-

ed on the RxDA pin, it goes from the Hunt to the Sync mode. It receives the frame and the end of frame interrupt (src_b, vector = 2eh) occurs.

8. SDLC Frame Transmission

Figure 8 shows the procedure for transmitting a SDLC frame once channel A is initialized. The DMA controller is initialized with the transmit buffer address (@tx_buff (1)) - note, it is the second byte of the transmit buffer - and the byte count - again one less than the total buffer length. This is done because the first byte in the buffer is output directly using an I/O instruction and not by DMA. Then the flag indicating frame transmitted is reset. The events following are very critical in sequence:

- a. Reset external status interrupts
- b. Enable the transmitter
- c. Reset transmit CRC
- d. Enable transmitter underrun interrupt
- e. Enable the DMA controller
- f. Output first byte of the transmit block to data port
- g. Reset Transmit Underrun Latch

```
scc_init_a: procedure: 1' 4000000001011010000 | plismesti shom_l_amb areijoh
/* scc ch A register initialization for SDLC mode */
                               /* channel A reset */ idea 1 amble souther
     call wra(09, 10000000b);
    call wra(04, 00100000b); /* SDLC mode */
call wra(01, 01100000b); /* DMA for Rx */
call wra(03, 11000000b); /* B bit Rx char, Rx disable */
call wra(05, 01100000b); /* 8 bit Tx char, Tx disable */
     call wra(06, 01010101b); /* node address */
     call wra(07, 01111110b); /* SDLC flag */
     call wra(10, 10000000b); /* preset CRC, NRZ encoding */
     call wra(13, 00000000b);
     call wra(14, 00000110b);
                                  /* BRG source = SYS CLK, DMA for Tx */
   call wra(15, 00000000b);
                                /# all ext status interrupts off #/
    /# enables #/ name and at does #
     call wra(14, 00000111b);
                                  /* enable : BRG */
     call wra(01, 11100000b);
                                  /# enable : dreq #/
     call wra(09, 00001001b); /* master IE, vector includes status */
end scc_init_a;
                                                                          231262-6
```

Figure 6. Initialization for SDLC Communication



Figure 7. SDLC-DMA Frame Reception | Interest | Special State | Figure 1. SDLC-DMA Frame Reception | Interest | Interest

```
tx_init: procedure;
   /* src=M(inc), dest=IO, sync=dest, TC, noint, noprior, byte */
   outword(dma_1_spl) = low16(@tx_buff(1));
   _outword(dma_1_sph) = high16(@tx_buff(1));
   outword(dma_1_tc) = block_length - 1; /* -1 for first byte */
   frame_tx = 0; /* reset frame transmitted flag */
   call wra(00, 00010000b); /* reset ESI */ 000001 01) and 1122 call wra(05, 01101011b); /* enable transmitter */
   call wra(00, 10101000b); /* reset tx CRC, TxINT pending */
   call wra(15, 01000000b); /* enable : TxU int */
   outword(dma_1_cw) = dma_1_mode or 0006h; /* start DMA channel 1 */
   end tx_init;
                                                      -4/
                                            231262-8
```

Figure 8. SDLC-DMA Frame Transmission



end src_a;

```
A MC and one being by the SCC page the DMA.
                                                                                                                                                            outroller. At the end of the block the DMA controller
  /* channel A interrupt procedures */
  trintr a: all i procedure ist interrupt 28h; ORO all Jamons aids as state seen all ni si doss
 call wra(00,38h); /* reset highest IUS */
                output (eoir_186) = 8000h; /* non specific EOI */
                return;
  end txintr_a;
                                                   procedure interrupt 2ah;
  esi_a:
call wra(00,10h); /* reset ESI */
tx stat = rra(0); ** read in status */ in of tour status */
frame_tx = Offh; mad and to home o/* set frame transmitted flag */
                                       illustrated here. It was a conscious docts
call wra(00,38h); mallare a support reset highest IUS */ ICZ and a support of the call wra(00, 38h); mallare a
compoutput (egir_186) = 8000h; and /* non specific EOL */ a per one or a component
        dures general and not dealine with invutarious
  end esi a;
                                              bure getting executed. Here the status in register RRI interrupt 2ch; interrupt 2ch; interrupt in a variable ra_stat for future examination.
  rxintr a:
                  call wra(00,38h); /* reset highest IUS */
                                                                                                                                 /* non specific EOI */ olders selection and and bar
                  output (eoir_186) = 8000h;
                  1. 82530 Data Sheet, Order # 2308infuter
  end rxintr_a: Leabnical SOC 08888.5
                                               procedure interrupt 2eh; ... int
    src a:
                  rx_stat = rra(1);
                call wra(00,30h);
                                                                                                                                   /* error reset */
                  call wra(03, 11000000b);
                                                                                                                                  /* disable rx */
                  frame_recd = Offh;
                                                                                                                                     /* set frame received flag */
                  call wra(00,38h);
                                                                                                                                   /* reset highest IUS */
                 output (eoir_186) = 8000h;
                                                                                                                                   /* non specific EOI */
                 return;
```

Figure 9. SDLC-DMA Interrupt Routines

231262-9

The frame gets transmitted out with all bytes, except the first one, being fetched by the SCC using the DMA controller. At the end of the block the DMA controller stops supplying bytes to the SCC. This makes the transmitter underrun. Since the Transmitter Underrun Latch is in the reset state at this moment, the CRC bytes are appended by the SCC at the end of the transmit block going out. An External Status Change interrupt (esi_a, vector = 2ah) is generated with the bit for transmitter underrun set in RRO register. This interrupt occurs when the CRC is being transmitted out and not when the frame is completely transmitted out.

9. SDLC Interrupt Routines

Figure 9 shows all the interrupt procedures for channel A when operating in the SDLC mode. The procedures of significance here are esi_a and src_a.

The end of frame reception results in the src_a procedure getting executed. Here the status in register RR1 is stored in a variable rx_stat for future examination.

Any error bits set in status are reset, receiver is disabled and the flag indicating reception of a new frame is set.

The esi_a procedure is executed when CRC of the transmitted frame is just going out of the SCC. Reset External Status Interrupt command is executed, the external status is stored in a variable tx_stat for future

As only bowlesor emert due at

A BUI donagid decay WA

examination and the flag indicating transmission of the frame is set.

End of frame processing is required after both of these interrupt procedures. It involves looking at rx_stat and tx_stat and checking if the desired operation was successful. The buffers used, may have to be recovered or new ones obtained to start another frame transmission or reception.

CONCLUSIONS

This article should ease the process of writing a complete data link driver for ASYNC and SDLC modes since most of the hardware dependent procedures are illustrated here. It was a conscious decision to make the procedures as small and easy to understand as possible. This had to be done at the expense of making the procedures general and not dealing with various exception conditions that can occur.

REFERENCES

- 1. 82530 Data Sheet, Order #230834-001
- 2. 82530 SCC Technical Manual, Order #230925-001



APPENDIX A 82530—BAUD RATE GENERATORS

The 82530 has two Baud Rate Generators (BRG) on chip—one for each channel. They are used to provide the baud rate or serial clock for receive and transmit operations. This article describes how the BRG can be programmed and used.

The BRG for each channel is totally independent of each other and have to be programmed separately for each channel. This article describes how any one of the two BRGs can be programmed for operation. To use the BRG, four steps have to be performed:

- 1. Determine the Baud Rate Time Constant (BRTC) to be programmed into registers WR12 (LSB) and WR13 (MSB).
- 2. Program in register WR11, to specify where the output of the BRG must go to.
- 3. Program the clock source to the BRG in register WR 14.
- 4. Enable the BRG.

Step 1: Baud Rate Time Constant (BRTC)

The BRTC is determined by a simple formula:

$$BRTC = \frac{Serial\ Clock\ Frequency}{2 \times (Baud\ Rate \times Baud\ Rate\ Factor)} - 2$$

Example: 0 = 001 × 1000 = 001 × 2010 in OTRIG

For Serial Clock Frequency = 4 MHz

Baud Rate = 9600

Baud Rate Factor = 16

$$BRTC = \frac{4000000}{2 \times (9600 \times 16)} - 2$$

= 13.021 - 2 = 11.021 = 13.021 - 2 = 11.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021 = 10.021 - 2 = 10.021




Figure 1. Write Register 11



Table 1	DDTC	David	Data	Timo	Constant	

		Baud Rate Factor					
		A 1A	16	32	64		
	9600	206.333	11.021	4.510	1.255		
	4800	414.667	24.042	11.021	4.510		
Baud	2400	831.333	50.083	24.042	11.021		
Rate	1200	1664.667	102.167	50.083	24.042		
1000000000	600	3331.333	206.333	102.167	50.083		
(0) (1)	300	6664.667	414.667	206.333	102.167		

Since only integers can be written into the registers WR12/WR13 this will have to be rounded off to 11 and it will result in an error of:

$$\frac{fraction}{BRTC} \times 100 = \frac{0.021}{11.021} \times 100 = 0.19\%$$

This error indicates that the baud rate signal generated by the BRG does not provide the exact frequency required by the system. This error is more serious for smaller baud rate factors. For asynchronous systems, errors up to 5% are considered acceptable.

Note that for BRTC = 0, BRG output frequency = $1/4 \times$ Serial Clock Freq.

Table 1 shows the BRTC for a 4 MHz serial clock with various baud rates on the Y - axis and baud rate factors on the X - axis. The constant that is really programmed into registers WR12/WR13 is the integer closest to the BRTC value shown in the table.

Step 2: BRG Output

The output of the BRG can be directed to the Receiver, Transmitter and the TRxC output. This is programmed by setting bits D6 D5, bits D4 D3, and bits D1 D0 in register WR11 to 10. See Figure 1. The output of the BRG can also be directed to the Digital Phase Locked Loop (DPLL) for the on-chip decoding of the NRZI encoded received data signal. This is done by writing It should be noted that for the case of Bit D1 = 0, the 100 into bits D7 D6 D5 of register WR14 as shown in clock comes either from: Figure 2.

Step 3: BRG Source Clock

Register WR14 is used to select the input clock to the and a manual available. BRG. See Figure 2.




Figure 2. Write Register 14

WR14 / bit D1 = $0 \rightarrow$ Clock comes from pin RTxC

WR14 / bit D1 = 1 \rightarrow Clock comes from System Clock (PCLK)

On RESET WR14 / bit D1 = 0.

or b. Crystal on pins RTxC & SYNC

a. Clock on pin RTxC - if WR11 / D7 = 0

- if WR 11 / D7 = 1

Step 4: BRG Enable

This is the last step where bit D0 of WR14 is set to start the BRG. The BRG can also be disabled by resetting this bit.



MODEM CONTROL PINS ON THE 82530

Introduction The Area of the CD and CTS pane (better

This article describes how the \overline{CTS} and \overline{CD} pins on the 82530 behave and how to write software to service these pins. The article explains when the External Status Interrupt occurs and how and when to issue the Reset External/Status Interrupt command to reliably determine the state of these pins.

Bits D3 and D5 of register RR0 show the inverted state of logic levels on \overline{CD} and \overline{CTS} pins respectively. It is important to note that the register RR0 does not always reflect the current state of the \overline{CD} and \overline{CTS} pins. Whenever a Reset External/Status Interrupt (RESI) command is issued, the (inverted) states of the \overline{CD} and the \overline{CTS} pins get updated and latched into the RR0 register and the register RR0 then reflect the inverted state of the \overline{CD} and \overline{CTS} pins at the time of the write operation to the chip. On channel or chip reset, the inverted state of \overline{CD} and \overline{CTS} pins get latched into RR0 register.

Normally, a transition on any of the pins does not necessarily change the corresponding bit(s) in RRO. In certain situations it does and in some cases it does not. A sure way of knowing the current state of the pins is to read the register RRO after a RESI command.

There are two cases:

- I. External/Status Interrupt (ESI) enabled.
- II. Polling (ESI disabled).

Case I: External Status Interrupt (ESI) Enabled


Whenever ESI is enabled, an interrupt can occur whenever there is a transition on $\overline{\text{CD}}$ or $\overline{\text{CTS}}$ pins - the IE

bits for $\overline{\text{CD}}$ and/or $\overline{\text{CTS}}$ must also be set in WR15 for the interrupt to be enabled.

In this case, the first transition on any of these pins will cause an interrupt to occur and the corresponding bit in RR0 to change (even without the RESI command). A RESI command resets the interrupt line and also latches in the current state of both the \overline{CD} and the \overline{CTS} pins. If there was just one transition the RESI does not really change the contents of RR0.

If there are more than one transitions, either on the same pin or one each on both pins or multiple on both pins, the interrupt would get activated on the first transition and stay active. The bit in RRO corresponding only to the very first transition is changed. All subsequent transitions have no effect on RRO. The first transition, in effect, freezes all changes in RRO. The first RESI command, as could be expected, latches the final (inverted) state of the CD and CTS pins into the RR0 register. Note that all the intermediate transitions on the pins are lost (because the response to the interrupt was not fast enough). The interrupt line gets reset for only a brief moment following the first RESI command. This brief moment is approximately 500 ns for the 82530. After that the interrupt becomes active again. A second RESI command is necessary to reset the interrupt. Two RESI commands resets the interrupt line independent of the number of transitions occurred.

Whenever operating with ESI enabled, it is recommendable to issue two back-to-back RESI commands and then read the RRO register to reliably determine the state of the $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ pins and also to reset the interrupt line in case multiple transitions may have occurred.



State Diagram



Case II: Polling RR0 for CD and CTS Pins

If RR0 is polled for determining the state of the $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ pins, then the External/Status Interrupt (ESI) is kept disabled. In this case the bits in RR0 may not change even for the first transition. The best way to handle this case to always issue a RESI command before reading in the RR0 register to determine the state of $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ pins. Note, however, if two back-to-back RESI commands were to be issued every time before reading in the RR0 register, the first subsequent transition will change the corresponding bit in RR0.

The state diagram above illustrates how each transition on $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ pins affect the 82530 and what effect the RESI command has.

If there was just one transition the RESI does no start a

It is entered on reset. No ESI due to CTS or CD are pending in this state. Any transition on CTS or CD pins lead to the state 1 accompanied by an immediate change in the RRO register.

State 11A begasale at notherest sent year of the State

Interrupt is active (if enabled). If a RESI command is issued, state 0 is reached where interrupt is again inactive. However, a further transition on CTS or CD pin leads to state 2 without an immediate change in RRO register.

the interrupt. Two RESI commands resels the interrupt has independent of the number of transitions occurred. Whenever operating with ESI enabled, it is recommendable to issue two back-ro-back RESI commands and then read the RRO receipt to religibly determine

State 2

Interrupt is active (if enabled). Any further transitions have no effect. A RESI command leads to state 1, temporarily making the interrupt inactive.

CONCLUSIONS


Register RR0 does not always reflect the current (inverted) state of the $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ pins. The most reliable way to determine the state of the pins in interrupt or polling mode is to issue two back-to-back RESI commands and then read RR0. While polling, the second RESI is redundant but harmless. When issuing the back-to-back RESI commands to 82530 note that the separation between the two write cycles should be at least 6 CLK + 200 ns; otherwise the second RESI will be ignored.

and the register RRO then reflect the inverted state of the CD and CTS pins at the time of the write operation to the chip. On channel or chip reset, the inverted state of CD and CTS pins set latched into RRO register.

Normally, a transition on any of the pins does not necstantly change the corresponding bit(s) in RRO. In certain situations it does and in some cases it does not. A start way of knowing the current state of the pins is to cead the register RRO ofter a RESI command.

There are two cases:

Case I: External Status Interrupt (ESI) Enabled
Whenever ESI is enabled, an interrupt can occur when-





APPENDIX C THE 82530 SCC - 80186 INTERFACE AP BRIEF

INTRODUCTION

The object of this document is to give the 82530 system designer an in-depth worst case design analysis of the typical interface to a 80186 based system. This document has been revised to include the new specifications for the 6 MHz 82530. The new specifications yield better margins and a 1 wait state interface to the CPU (2 wait states are required for DMA cycles). These new specifications will appear in the 1987 data sheet and advanced specification information can be obtained from your local Intel sales office. The following analysis includes a discussion of how the interface TTL is utilized to meet the timing requirements of the 80186 and the 82530. In addition, several optional interface configurations are also considered.

INTERFACE OVERVIEW

The 82530 - 80186 interface requires the TTL circuitry illustrated in Figure 1. Using five 14 pin TTL packages, 74LS74, 74AS74, 74AS08, 74AS04, and 74LS32, the following operational modes are supported:

- Polled
- Interrupt in vectored mode
- Interrupt in non-vectored mode
- Half-duplex DMA on both channels
- Full-duplex DMA on channel A

A brief description of the interface functional requirements during the five possible BUS operations follows below.




Figure 1. 82530-80186 Interface






Figure 2. 80186-82530 Interface Read Cycle




Figure 3. 80186-82530 Interface Write Cycle

READ CYCLE: The 80186 read cycle requirements are met without any additional logic, Figure 2. At least one wait state is required to meet the 82530 tAD access time.

WRITE CYCLE: The 82530 requires that data must be valid while the \overline{WR} pulse is low, Figure 3. A D Flip-Flop delays the leading edge of \overline{WR} until the falling edge of CLOCKOUT when data is guaranteed valid and \overline{WR} is guaranteed active. The CLOCKOUT signal

is inverted to assure that \overline{WR} is active low before the D Flip-Flop is clocked. No wait states are necessary to meet the 82530's \overline{WR} cycle requirements, but one is assumed from the \overline{RD} cycle.

INTA CYCLE: During an interrupt acknowledge cycle, the 80186 provides two $\overline{\text{INTA}}$ pulses, one per bus cycle, separated by two idle states. The 82530 expects only one long $\overline{\text{INTA}}$ pulse with a $\overline{\text{RD}}$ pulse occurring only after the 82530 $\overline{\text{IEI}}/\overline{\text{IEO}}$ daisy chain settles. As




Figure 4. 82530-80186 INTA Cycle

illustrated in Figure 4, the INTA signal is sampled on the rising edge of CLK (82530). Two D Flip-Flops and two TTL gates, U2 and U5, are implemented to generate the proper INTA and RD pulses. Also, the INT signal is passively pulled high, through a 1 k resistor, and inverted through U3 to meet the 80186's active high requirement.

DMA CYCLE: Conveniently, the 80186 DMA cycle timings are the same as generic read and write operations. Therefore, with two wait states, only two modifications to the DMA request signals are necessary. First, the RDYREQA signal is inverted through U3 similar to the INT signal, and second the DTR/REQA signal is conditioned through a D Flip-Flop to prevent inadvertent back to back DMA cycles. Because the 82530 DTR/REQA signal remains active low for over five CLK (82530)'s, an additional DMA cycle could occur. This uncertain condition is corrected when U4 resets the DTR/REQ signal inactive high. Full Duplex on both DMA channels can easily be supported with one extra D Flip-Flop and an inverter.

RESET: The 82530 does not have a dedicated RESET input. Instead, the simultaneous assertion of both $\overline{\text{RD}}$ and $\overline{\text{WR}}$ causes a hardware reset. This hardware reset is implemented through U2, U3, and U4.

ALTERNATIVE INTERFACE CONFIGURATIONS

Due to its wide range of applications, the 82530 interface can have many varying configurations. In most of these applications the supported modes of operation

need not be as extensive as the typical interface used in this analysis. Two alternative configurations are discussed below.

8288 BUS CONTROLLER: An 80186 based system implementing an 8288 bus controller will not require the preconditioning of the WR signal through the D Flip-Flop U4. When utilizing an 8288, the control signal IOWC does not go active until data is valid, therefore, meeting the timing requirements of the 82530. In such a configuration, it will be necessary to logically OR the IOWC with reset to accommodate a hardware reset operation.

NON-VECTORED INTERRUPTS: If the 82530 is to be operated in the non-vectored interrupt mode (B step only), the interface will not require U1 or U5. Instead, INTA on the 82530 should be pulled high, and pin 3 of U2 (RD AND RESET) should be fed directly into the RD input of the SCC.

Obviously, the amount of required interface logic is application dependent and in many cases can be considerably less than required by the typical configuration, supporting all modes of SCC operation.

DESIGN ANALYSIS

This design analysis is for a typical microprocessor system, pictured in Figure 5. The Timing analysis assumes an 8 MHz 80186 and a 6 MHz 82530 being clocked at 4 MHz. The 4 MHz clock is the 80186 CLKOUT divided by two by a flip-flop (U6). Also, included in the analysis are bus loading, and TTL-MOS compatibility considerations.






Figure 5. Typical Microprocessor System

Bus Loading and Voltage Level Compatabilities

The data and address lines do not exceed the drive capability of either 80186 or the 82530. There are several control lines that drive more than one TTL equivalent input. The drive capability of these lines are detailed below.

WR: The WR signal drives U3 and U4.

* IoI (2.0 mA) > IiI (-0.4 mA + -0.5 mA) Ioh (-400 μ A) > Iih (20 μ A + 20 μ A)

PCS5: The PCS5 signal drives U2 and U4.

* IoI (2.0 mA) > IiI (-0.5 mA + -0.5 mA) Ioh (-400 μ A) > Iih (20 μ A + 20 μ A)

INTA: The INTA signal drives 2(U1) and U5,

* lol (2.0 mA) > lil (-0.4 mA + -0.8 mA + -0.4 mA) loh (-400 μ A) > lih (20 μ A + 40 μ A + 20 μ A)

All the 82530 I/O pins are TTL voltage level compatible.

TIMING ANALYSIS

Certain symbolic conventions are adhered to throughout the analysis below and are introduced for clarity.

- 1. All timing variables with a lower case first letter are 82530 timing requirements or responses (i.e., tRR).
- 2. All timing variables with Upper case first letters are 80186 timing responses or requirements unless preceded by another device's alpha-numeric code (i.e., Telel or '373 Tpd).
- 3. In the write cycle analysis, the timing variable TpdWR186-WR530 represents the propagation delay between the leading or trailing edge of the WR signal leaving the 80186 and the WR edge arrival at the 82530 WR input.

Read Cycle Las AU au appoint bottom and

1. tAR: Address valid to \overline{RD} active set up time for the 82530. Since the propagation delay is the worst case path in the assumed typical system, the margin is calculated only for a propagation delay constrained and not an ALE limited path. The spec value is 0 ns minimum.

* 1 Tclcl - Tclav(max) - '245 Tpd(max) + Tclrl(min) + 2(U2) Tpd(min) - tAR(min)

= 125 - 55 - 20.8 + 10 + 2(2) - 0 = 63.2 ns margin



- 2. tRA: Address to \overline{RD} inactive hold time. The ALE delay is the worst case path and the 82530 requires 0 ns minimum.
- * 1 Tclcl Tclrh (max) + Tchlh(min) + '373 LE Tpd(min) - 2(U2) Tpd(max)
- = 55 55 + 5 + 8 2(5.5) = 2 ns margin
- 3. tCLR: \overline{CS} active low to \overline{RD} active low set up time. The 82530 spec value is 0 ns minimum.
- * 1 Tclcl Tclcsv(max) Tclrl(min) U2 Skew(\overline{RD} \overline{CS}) + U2 Tpd(min)
- = 125 66 10 1 + 2 = 50 ns margin
- 4. tRCS: RD inactive to CS inactive hold time. The 82530 spec calls for 0 ns minimum.
- * Tcscsx(min) U2 skew(RD CS) U2 Tpd(max)
- = 35 1 5.5 = 28.5 ns margin
- 5. tCHR: $\overline{\text{CS}}$ inactive to $\overline{\text{RD}}$ active set up time. The 82530 requires 5 ns minimum.
- * 1 Tclcl + 1 Tchcl Tchcsx(max) + Tclrl(min) U2 skew $(\overline{RD} \overline{CS}) +$ U2 Tpd(min) tCHR
- = 125 + 55 35 10 1 + 2 5 = 131 ns margin
- 6. tRR: RD pulse active low time. One 80186 wait state is included to meet the 150 ns minimum timing requirements of the 82530.
- * Trlrh(min) + 1(Tclclwait state) 2(U2 skew) tRR
- = (250-50) + 1(125) 2(1) 150 = 173 ns margin
- 7. tRDV: \overline{RD} active low to data valid maximum delay for 80186 read data set up time (Tdvcl = 20 ns). The margin is calculated on the Propagation delay path (worst case).
- * 2 Tclcl + 1(Tclclwait state) Tclrl(max) Tdvcl(min) - '245 Tpd(max) - 82530 tRDV(max) - 2(U2) Tpd(max)
- = 2(125) + 1(125) 70 20 14.2 105 2(5.5) = 154 ns margin
- 8. $tDF: \overline{RD}$ inactive to data output float delay. The margin is calculated to \overline{DEN} active low of next cycle.
- * 2 Tclcl + Tclch(min) Tclrh(max) + Tchctv(min) 2(U2) Tpd(max) 82530 tDF(max)
- = 250 + 55 55 + 10 11 70 = 179 ns margin
- 9. tAD: Address required valid to read data valid maximum delay. The 82530 spec value is 325 ns maximum.

- * 3 Tclcl + 1(Tclclwait state) Tclav(max) '373 Tpd(max) - '245 Tpd - Tdvcl(min) - tAD
- = 375 + 125 55 20.8 -14.2 20 -325 = 65 ns

Write Cycle

- 1. tAW: Address required valid to \overline{WR} active low set up time. The 82530 spec is 0 ns minimum.
- * Tclcl Tclav(max) Tcvctv(min) '373 Tpd(max) + TpdWR186 WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tAW
- = 125 55 5 20.8 + [125 5 + 1 + 4.4] 0 = 170.6 ns margin
- 2. $tWA: \overline{WR}$ inactive to address invalid hold time. The 82530 spec is 0 ns.
- * Tclch(min) Tcvctx(max) + Tchlh(min) + '373 LE Tpd(min) - TpdWR186 = WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 55 + 5 + 8 [5.5 + 3 + 7.1] = -2.6 ns
- 3. tCLW: Chip select active low to \overline{WR} active low hold time. The 82530 spec is 0 ns.
- * 1 Tclcl Tclcsv(max) + Tcvctv(min) U2 Tpd(max) + TpdWR186=WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)]
- = 125 66 + 5 5.5 + [125 5 + 1 + 4.4] = 183.9 ns margin
- 4. tWCS: WR invalid to Chip Select invalid hold time. 82530 spec is 0 ns.
- * Tcxcsx(min) U2 Tpd(max) TpdWR186=WR530(HIGH) [U2 Tpd(max) + U3
 Tpd(max) + U4 Tpd(max)]
- = 35 + 1.5 [5.5 + 3 + 7.1] = 20.9 ns margin
- 5. tCHW: Chip Select inactive high to \overline{WR} active low set up time. The 82530 spec is 5 ns.
- * 1 Tclcl + Tchcl(min) + Tcvctv(min) Tchcsx(max) U2 Tpd(max) + TpdWR186 = WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tCHW
- = 125 + 55 + 5 35 5.5 + [125 5 + 1 + 4.4] 5 = 264 ns margin
- 6. tWW: WR active low pulse. 82530 requires a minimum of 60 ns from the falling to the rising edge of WR. This includes one wait state.



- * Twlwh [2Tclcl 40] + 1 (Tclclwait state) TpdWR/
 186 WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(max) + U4 Tpd(max)] + TpdWR/186 = WR/530(HIGH) [U2 Tpd(min) U3 Tpd(min) + U4 Tpd(min)] tWW
- = 210 + 1(125) [125 5 + 4.5 + 9.2] [1.5 + 1 + 3.2] 60 = 135.6 ns margin
- 7. tDW: Data valid to \overline{WR} active low setup time. The 82530 spec requires 0 ns.
- * Tcvctv(min) Tcldv(max) '245 Tpd(max) +
 TpdWR186-WR530(LOW) [Tclcl Tcvctv(min) + U3
 Tpd(min) + U4 Tpd(min)]
- = 5 44 14.2 + 125 5 + 1.0 + 4.4 = 72.2 ns margin
- 8. tWD: Data valid to \overline{WR} inactive high hold time. The 82530 requires a hold time of 0 ns.
- * Tclch skew {Tcvctx(max) + Tcvctx(min)} + '245 OE Tpd(min) - Tpd \overline{W} R186 - \overline{W} R530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 5 + 11.25 [5.5 + 3.0 + 7.1] = -50.6 ns margin

INTA Cycle: W or wol swiss tools a third W.T. W.

- 1. tIC: This 82530 spec implies that the INTA signal is latched internally on the rising edge of CLK (82530). Therefore the maximum delay between the 80186 asserting INTA active low or inactive high and the 82530 internally recognizing the new state of INTA is the propagation delay through U1 plus the 82530 CLK period.
- * U1 Tpd(max) + 82530 CLK period
- = 45 + 250 = 295 ns
- 2. tCI: rising edge of CLK to INTA hold time. This spec requires that the state of INTA remains constant for 100 ns after the rising edge of CLK. If this spec is violated any change in the state of INTA may not be internally latched in the 82530. tCI becomes critical at the end of an INTA cycle when INTA goes inactive. When calculating margins with tCI, an extra 82530 CLK period must be added to the INTA inactive delay.
- 3. tIW: INTA inactive high to WR active low minimum setup time. The spec pertains only to 82530 WR cycle and has a value of 55 ns. The margin is calculated assuming an 82530 WR cycle occurs immediately after an INTA cycle. Since the CPU cycles following an 82530 INTA cycle are devoted to locating and executing the proper interrupt service routine, this condition

- should never exist. 82530 drivers should insure that at least one CPU cycle separates \overline{INTA} and \overline{WR} or \overline{RD} cycles.
- 4. tWI: WR inactive high to INTA active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with INTA.
- * Tclcl Tcvctx(max) TpdWR186 WR530(HIGH)
 [U3 Tpd(max) + U4 Tpd(max)] + Tcvctv(min) + U1
 Tpd(min)
- = 125 55 [5.5 + 3 + 7.1] + 5 + 10 = 69.4 ns margin
- 5. tIR: INTA inactive high to RD active low minimum setup time. This spec pertains only to 82530 RD cycles and has a value of 55 ns. The margin is calculated in the same manner as tIW.
- 6. tRI: RD inactive high to INTA active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with INTA.
- * Tclcl Tclrh(max) 2 U2 Tpd(max) + Tcvctv(min) + U1 Tpd(min)
- = 125 55 2(5.5) + 5 + 10 = 74 ns margin
- 7. tIID: INTA active low to RD active low minimum setup time. This parameter is system dependent. For any SCC in the daisy chain, tIID must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEI for this particular SCC, and tEIEO for each device separating them in the daisy chain. The typical system with only 1 SCC requires tIID to be greater than tCEQ. Since tEI occurs coincidently with tCEQ and it is smaller it can be neglected. Additionally, tEIEO does not have any relevance to a system with only one SCC. Therefore tIID > tCEQ = 250 ns.
- * 4 Tclcl + 2 Tidle states Tcvctv(max) tlC [U1 Tpd(max) + 82530 CLK period] + Tcvctv(min) + U5 Tpd(min) + U2 Tpd(min) tlID
- = 500 + 250 70 [45 + 250] + 5 + 6 + 2 250 = 148 ns margin
- 8. tIDV: RD active low to interrupt vector valid delay. The 80186 expects the interrupt vector to be valid on the data bus a minimum of 20 ns before T4 of the second acknowledge cycle (Tdvcl). tIDV spec is 100 ns maximum.
- * 3 Tclcl Tcvctv(max) U5 Tpd(max) U2 Tpd(max) - tlDV(max) - '245 Tpd(max) - Tdvcl(min)
- = 375 70 25 5.5 100 14.2 20 = 140.3 ns margin

9. tII: RD pulse low time. The 82530 requires a minimum of 125 ns.

$$= 375 - 70 - 25 - 5.5 + 5 + 6 + 1.5 - 125 = 162$$
 ns margin

DMA Cycle

Fortunately, the 80186 DMA controller emulates CPU read and write cycle operation during DMA transfers. The DMA transfer timings are satisfied using the above analysis. Because of the 80186 DMA request input requirements, two wait states are necessary to prevent inadvertent DMA cycles. There are also CPUDMA intracycle timing considerations that need to be addressed.

1. tDRD: RD inactive high to DTRREQ (REQUEST) inactive high delay. Unlike the READYREQ signal, DTRREQ does not immediately go inactive after the requested DMA transfer begins. Instead, the DTRREQ remains active for a maximum of 5 tCY + 300 ns. This delayed request pulse could trigger a second DMA transfer. To avoid this undesirable condition, a D Flip Flop is implemented to reset the DTRREQ signal inactive low following the initiation of the requested DMA transfer. To determine if back to back DMA transfers are required in a source synchronized configuration, the 80186 DMA controller samples the service request line 25 ns before T1 of the deposit cycle, the second cycle of the transfer.

$$= 500 - 66 - 10.5 - 25 = 398.5$$
 ns margin

2. tRRI: 82530 \overline{RD} active low to \overline{REQ} inactive high delay. Assuming source synchronized DMA transfer, the 80186 requires only one wait state to meet the tRRI spec of 200 ns. Two are included for consistency with tWRI.

$$= 2(125) + 2(125) - 70 - 2(5.5) - 200 = 219$$
 ns margin

3. tWRI: 82530 \overline{WR} active low to \overline{REQ} inactive high delay. Assuming destination synchronized DMA transfers, the 80186 needs two wait states to meet the tWRI spec. This is because the 80186 DMA controller samples requests two clocks before the end of the deposit cycle. This leaves only 1 Tclcl + n(wait states) minus \overline{WR} active delay for the 82530 to inactivate its \overline{REQ} signal.

$$=375-5-[125-5+4.5+9.2]-25-200=$$
11.3 ns margin

NOTE:

If one wait state DMA interface is required, external logic, like that used on the $\overline{DTR}REQ$ signal, can be used to force the 82530 \overline{REQ} signal inactive.

4. tREC: CLK recovery time. Due to the internal data path, a recovery period is required between SCC bus transactions to resolve metastable conditions internal to the SCC. The DMA request lines are masked from requesting service until after the tREC has elapsed. In addition, the CPU should not be allowed to violate this recovery period when interleaving DMA transfers and CPU bus cycles. Software drivers or external logic should orchestrate the CPU and DMA controller operation to prevent tREC violation. In this example circuit, tREC could be improved by clocking the '530 with a 6 MHz clock.

Reset Operation

During hardware reset, the system RESET signal is asserted high for a minimum of four 80186 clock cycles (1000 ns). The 82530 requires \overline{WR} and \overline{RD} to be simultaneously asserted low for a minimum of 250 ns.

$$= 1000 - 17.5 - 2(5.5) + 3.5 - 250 \text{ ns} = 725 \text{ ns}$$
 margin

till: RD pulse low time. The \$2530 requires a mininum of 125 ns.

3 Total - Tavotv(max) - Us Tpd(max) - U2 (pd(max) + Tovotv(min) + US Tpd(min) + UZ Tpd(min) + UI Tpd(min)

= 876 - 70 - 25 - 5.5 + 6 + 6 + 1.5 - 125 = 162 ns marqin

OMA Cycle

Fortunately, the 80186 DMA controller emulates CPU cod and write evole operation during DMA transfers. The DMA transfer imings are satisfied using the above unitysis. Because of the 80186 DMA request input mergenests, two well states are necessary to prevent medvertent DMA cycles. There are also CPUDMA intracycle timing considerations that need to be addressed.

I tority RD inactive high to DTRRPO (REQUEST) nactive high delay. Unlike the READYREQ signal, DTRREQ does not immediately go inactive after the equested DMA transfer begins instead, the DTRREQ claims active for a maximum of 5 tCY + 300 ns. This retained request poise could trigger a second DMA reansfer. To avoid this sundesimble condition, a D Fip is implemented to reset the DTRREQ signal macronafer. To determine if back to back DMA transfers are required in a source synchronized configuration, the 80186 DMA controller samples the service request the steries of the transfer.

A Total - Total - UsTpa(max) - Tarqal(min)

= 500 - 66 - 10.5 - 25 = 398.5 ns margi

2. tRRI: 82530 kD active low to REQ inactive high ielay. Assuming source synchronized DMA transfer, he 80186 requires only one wait state to meet the tRRI agec of 200 ns. Two are included for consistency with WRI.

2 Totol + 2(Totolwait state) - Totol(max) - 2(U2) pd(max) - Totool - IRRI

=2(125) + 2(125) - 70 - 2(5.8) - 200 = 219 ns

3. tWRL 82530 WR active low to REQ inactive high delay. Assuming destination synchronized DMA transfers, the 80186 needs two wait states to meet the (WRL spec. This is because the 81186 DMA controller samples requests two clocks before the end of the deposit ples requests two clocks before the end of the deposit WR scrive delay for the 82530 to inactivate its REQ with active delay for the 82530 to inactivate its REQ stends.

Tolci + 2(Tolowali stata) - Toyoty(min) -TodWR (56 - WR530(LOW) [Tolci - Toyoty(min) + U3
Todimax) + U4 Todimax) - Tdrgol - TWRI

=375 - 5 - [125 - 5 + 45 + 9.2] - 25 - 200 = 11.3 ns margin

STON

If one wait state DMA interface is required, external logic, like that used on the DTRREQ signal, can be used to force the \$2530 REQ signal mactive.

A sREC; CLK recovery time. Due to the internal data path, a recovery period is required between SCC bus managerious to resolve metastable conditions internal to the SCC. The DMA request lines are masked from requesting service until after the tREC has elapsed. In addition, the CPU should not be allowed to violate this recovery period when intericaving DMA transfers and CPU bus cycles. Software drivers or external logic should orchestrate the CPU and DMA controller oper-should orchestrate the CPU and DMA controller oper-cust, tREC violation. In this example circuit, tREC could be improved by clocking the '530 with a 6 MHz clock.

Reset Operation

During hardware reset, the system RESET signal is asserted high for a minimum of four 80186 clock cycles (1000 ns). The 82530 requires WR and RD to be simultencously asserted low for a minimum of 250 ns.

> * 4 Total - U3 Tpd(mex) - 2(U2) Tpd(max) + U4 Tpd(min) - 4REC

= 1000 - 17.5 - 2(5.6) + 3.5 - 250 ns = 725 ns



8291A

- Designed to Interface Microprocessors (e.g., 8048/49, 8051, 8080/85, 8086/88) to an IEEE Standard 488 Digital Interface Bus
- Programmable Data Transfer Rate
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with Extended Addressing
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local Functions
- Selectable Interrupts
- On-Chip Primary and Secondary Address Recognition
- Automatic Handling of Addressing and Handshake Protocol
- Provision for Software Implementation of Additional Features

- 1-8 MHz Clock Range
- 16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.
- Directly Interfaces to External Non-Inverting Tranceivers for Connection to the GPIB
- Provides Three Addressing Modes,
 Allowing the Chip to be Addressed
 Either as a Major or a Minor Talker/
 Listener with Primary or Secondary
 Addressing
- DMA Handshake Provision Allows for Bus Transfers without CPU Intervention
- **■** Trigger Output Pin
- On-Chip EOS (End of Sequence)
 Message Recognition Facilitates
 Handling of Multi-Byte Transfers

The 8291A is an enhanced version of the 8291 GPIB Talker/Listener designed to interface microprocessors to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's interface functions except for the controller. The controller function can be added with the 8292 GPIB Controller, and the 8293 GPIB Transceiver performs the electrical interface for Talker/Listener and Talker/Listener/Controller configurations.




Figure 2. Pin Configuration



8291A FEATURES AND IMPROVEMENTS

The 8291A is an improved design of the 8291 GPIB Talker/Listener. Most of the functions are identical to the 8291, and the pin configuration is unchanged.

The 8291A offers the following improvements to the 8291:

- EOI is active with the data as a ninth data bit rather than as a control bit. This is to comply with some additions to the 1975 IEEE-488 Standard incorporated in the 1978 Standard.
- 2. The BO interrupt is not asserted until RFD is true. If the Controller asserts ATN synchronously, the data is guaranteed to be transmitted. If the Controller asserts ATN asynchronously, the SH (Source Handshake) will return to SIDS (Source Idle State), and the output data will be cleared. Then, if ATN is released while the 8291A is addressed to talk, a new BO interrupt will be generated. This change fixes 8291 problems which caused data to be lost or repeated and a problem with the RQS bit (sometimes cannot be asserted while talking).
- 3. LLOC and REMC interrupts are setting flipflops rather than toggling flipflops in the interrupt back-up register. This ensures that the CPU knows that these state changes have occurred. The actual state can be determined by checking the LLO and REM status bits in the upper nibble of the Interrupt Status 2 Register.
- DREQ is cleared by DACK (RD + WR). DREQ on the 8291 was cleared only by DACK which is not compatible with the 8089 I/O Processor.
- 5. The INT bit in Interrupt Status 2 Register is duplicated in bit 7 of the Address 0 Register. If software polling is used to check for an interrupt, INT in the Address 0 Register should be polled rather than the Interrupt Status 2 Register. This ensures that no interrupts are lost due to asynchronous status reads and interrupts.
- The 8291A's Send EOI Auxiliary Command works on any byte including the first byte of a message. The 8291 did not assert EOI after this command for a one byte message nor on two consecutive bytes.
- To avoid confusion between holdoff on DAV versus RFD if a device is readdressed from a talker

- to a listener role or vice-versa during a holdoff, the "Holdoff on Source Handshake" has been eliminated. Only "Holdoff on Acceptor Handshake" is available.
- The rsv local message is cleared automatically upon exit from SPAS if (APRS:STRS:SPAS) occurred. The automatic resetting of the bit after the serial poll is complete simplifies the service request software.
- 9. The SPASC interrupt on the 8291 has been replaced by the SPC (Serial Poll Complete) interrupt on the 8291A. SPC interrupt is set on exit from SPAS if APRS:STRS:SPAS occurred, indicating that the controller has read the bus status byte after the 8291A requested service. The SPASC interrupt was ambiguous because a controller could enter SPAS and exit SPAS generating two SPASC interrupts without reading the serial poll status byte. The SPC interrupt also simplifies the CPU's software by eliminating the interrupt when the serial poll is half way done.
- 10. The rtl Auxiliary Command in the 8291 has been replaced by Set and Clear rtl Commands in the 8291A. Using the new commands, the CPU has the flexibility to extend the length of local mode or leave it as a short pulse as in the 8291.
- 11. A holdoff RFD on GET, SDC, and DCL feature has been added to prevent additional bus activity while the CPU is responding to any of these commands. The feature is enabled by a new bit (B₄) in the Auxiliary Register B.
- 12. On the 8291, BO could cease to occur upon IFC going false if IFC occurred asynchronously. On the 8291A, BO continues to occur after IFC has gone false even if it arrived asynchronously.
- 13. User's software can distinguish between the 8291 and the 8291A as follows:
 - a) pon (00H to register 5)
 - b) RESET (02H to register 5)
 - c) Read Interrupt Status 1 Register. If BO interrupt is set, the device is the 8291. If BO is clear, it is the 8291A.

This can be used to set a flag in the user's software which will permit special routines to be executed for each device. It could be included as part of a normal initialization procedure as the first step after a chip reset.



Table 1. Pin Description

Symbol	Pin No. Type		Name and Function 100my2
D ₀ -D ₇		PiBO\Inma	DATA BUS PORT: To be connected to microprocessor data bus.
RS ₀ -RS ₂	21–23		REGISTER SELECT: Inputs, to be connected to three nonmultiplexed microprocessor address bus lines. Select which of the 8 internal read (write) registers will be read from (written into) with the execution of RD (WR).
CS to loutroo l	note8s loca	essaljes) na	CHIP SELECT: When low, enables reading from or writing into the register selected by RS ₀ -RS ₂ .
RD bne ent see		B colomano aquence o	READ STROBE: When low with CS or DACK low, selected register contents are read.
Set high to	10 3MLL JORT	HOS & BONN	WRITE STROBE: When low with CS or DACK low, data is written into the selected register.
	VDAC Incest cats/signal or signals or	ndicate inplu	INTERRUPT REQUEST: To the microprocessor, set high for request and cleared when the appropriate register is accessed by the CPU. May be software configured to be active low.
DREQ	3ML 6 CHT	000	DMA REQUEST: Normally low, set high to indicate byte output or byte input in DMA mode; reset by DACK.
DACK III GA ISII	10%).	the 401 line PLV: (6V FENTIAL	DMA ACKNOWLEDGE: When low, resets DREQ and selects data in/data out register for DMA data transfer (actual transfer done by RD/WR pulse). Must be high if DMA is not used.
TRIG	5 N evitagen ae ode aneviscien	O E 488 speci	TRIGGER OUTPUT: Normally low; generates a triggering pulse with 1 µsec min. width in response to the GET bus command or Trigger auxiliary command.
CLOCK	3	1	EXTERNAL CLOCK: Input, used only for T, delay generator. May be any speed in 1–8 MHz range.
RESET	4	1	RESET INPUT: When high, forces the device into an "idle" (initialization) mode. The device will remain at "idle" until released by the microprocessor, with the "Immediate Execute pon" local message.
DIO ₁ -DIO ₈	28-35	1/0	8-BIT GPIB DATA PORT: Used for bidirectional data byte transfer between 8291A and GPIB via non-inverting external line transceivers.
DAV	36	1/0	DATA VALID: GPIB handshake control line. Indicates the availability and validity of information on the $\overline{\text{DIO}}_1 - \overline{\text{DIO}}_8$ and $\overline{\text{EOI}}$ lines.
NRFD	37	1/0	NOT READY FOR DATA: GPIB handshake control line. Indicates the condition of readiness of device(s) connected to the bus to accept data.
NDAC	38	1/0	NOT DATA ACCEPTED: GPIB handshake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus.
ATN 0-8AGROS	26	1 808	ATTENTION: GPIB command line. Specifies how data on DIO lines are to be interpreted.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	nski	Name and Function
IFC b losse	24	connected t	TO SECOND	NTERFACE CLEAR: GPIB command line. Places the nterface functions in a known quiescent state.
. Select	eanil aud ea	iuts, tobe co- cessor addre ad (write) rag	ongd	SERVICE REQUEST: GPIB command line. Indicates the need for attention and requests an interruption of the current sequence of events on the GPIB.
REN olni palihw k	25 mont gnibe	v, enables re 18 ₀ -RS ₂ .	rol no	REMOTE ENABLE: GPIB command line. Selects (in conjunction with other messages) remote or local control of the device.
EOI stoelea		1/0 w	881	END OR IDENTITY: GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence.
ein	ate registe	registo To the micro o the appropri ay be softwar	resi erwi M I	EXTERNAL TRANSCEIVERS CONTROL LINE: Set high to ndicate output data/signals on the DIO ₁ – DIO ₈ and DAV lines and input signals on the NRFD and NDAC lines (active source nandshake). Set low to indicate input data/signals on the DIO ₁ – DIO ₈ and DAV lines and output signals on the NRFD and NDAC lines (active acceptor handshake).
T/R2 stocke bns	2 d la company de la company d	When low, re	W I	EXTERNAL TRANSCEIVERS CONTROL LINE: Set to ndicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll.
Vcc	40	P.S.	Tela	POSITIVE POWER SUPPLY: (5V ± 10%).
GND	20	P.S.	na (CIRCUIT GROUND POTENTIAL.

NOTE

All signals on the 8291A pins are specified with positive logic. However, IEEE 488 specifies negative logic on its 16 signal lines. Thus, the data is inverted once from D_0-D_7 to $\overline{DIO}_0-\overline{DIO}_8$ and non-inverting bus transceivers should be used.




Figure 3. 8291A System Diagram



THE GENERAL PURPOSE INTERFACE BUS (GPIB)

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1978 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 4 provides the bus structure for quick reference. Also, Tables 2 and 3 reference the interface state mnemonics and the interface messages respectively. Modified state diagrams for the 8291A are presented in Appendix A.

General Description

The 8291A is a microprocessor-controlled device designed to interface microprocessors, e.g., 8048/49, 8051, 8080/85, 8086/88 to the GPIB. It implements all of the interface functions defined in the IEEE-488 Standard except for the controller function. If an implementation of the Standard's Controller is desired, it can be connected with an Intel® 8292 to form a complete interface.

The 8291A handles communication between a microprocessor-controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling. In most procedures, it does not disturb the microprocessor unless a byte has arrived (input buffer full) or has to be sent out (output buffer empty).

The 8291A architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and write registers is for direct data transfers. The rest of the write registers control the various features of the chip, while the rest of the read registers provide the microprocessor with a monitor of GPIB states, various bus conditions, and device conditions.

GPIB Addressing

Each device connected to the GPIB must have at least one address whereby the controller device in charge of the bus can configure it to talk, listen, or

send status. An 8291A implementation of the GPIB offers the user three alternative addressing modes for which the device can be initialized for each application. The first of these modes allows for the device to have two separate primary addresses. The second mode allows the user to implement a single talker/listener with a two byte address (primary address + secondary address). The third mode again allows for two distinct addresses but in this instance, they can each have a ten-bit address (5 low-order bits of each of two bytes). However, this mode requires that the secondary addresses be passed to the microprocessor for verification. These three addressing schemes are described in more detail in the discussion of the Address Registers.




Figure 4. Interface Capabilities and
Bus Structure



HISD and to not a managed A Table 2. IEEE 488 Interface State Mnemonics 1980 4 A FEMER BATT

Mnemonic	
ACDS	Accept Data State
ACRS	Acceptor Ready State
AIDS	Acceptor Idle State
ANRS	Acceptor Not Ready State
APRS	Affirmative Poll Response State
AWNS	Acceptor Wait for New Cycle State
CACS	Controller Active State
CADS	Controller Addressed State
CAWS	Controller Active Wait State
CIDS	Controller Idle State
CPPS	Controller Parallell Poll State
CPWS	Controller Parallel Poll Wait State
CSBS	Controller Standby State
CSNS	Controller Service Not Requested Stat
CSRS	Controller Service Requested State
CSWS	Controller Synchronous Wait State
CTRS	Controller Transfer State
DCAS	Device Clear Active State
DCIS	Device Clear Idle State
DTAS	Device Trigger Active State
DTIS	Device Trigger Idle State
LACS	Listener Active State
LADS	Listener Addressed State
LIDS	Listener Idle State
LOCS	Local State
LPAS	Listener Primary Addressed State
LPIS	Listener Primary Idle State
LWLS	Local With Lockout State
NPRS	Negative Poll Response State
PACS	Parallel Poll Addressed to Configure
2210	State
PPAS	Parallel Poll Active State
PPIS	Parallel Poll Idle State

Mnemonic	State Represented
PPSS	Parallel Poll Standby State
PUCS	Parallel Poll Unaddressed to Configure
	State Shutteri sidemme gors to son
REMS	Remote State
RWLS	Remote With Lockout State
SACS	System Control Active State
SDYS	Source Delay State
SGNS	Source Generate State
SIAS	System Control Interface Clear Active
	State
SIDS	Source Idle State
SIIS	System Control Interface Clear Idle
	State State
SINS	System Control Interface Clear Not
i kaallah er	Active State
SIWS	Source Idle Wait State
SNAS	System Control Not Active State
SPAS	Serial Poll Active State
SPIS	Serial Poll Idle State
SPMS	Serial Poll Mode State
SRAS	System Control Remote Enable Active
	State salveb bellednos-tozasoorgo
SRIS	System Control Remote Enable Idle
	State
SRNS	System Control Remote Enable Not
	Active State
SRQS	Service Request State
STRS	Source Transfer State
SWNS	Source Wait for New Cycle State
TACS	Talker Active State
TADS	Talker Addressed State
TIDS	Talker Idle State
TPIS	Talker Primary Idle State

The Controller function is implemented on the Intel® 8292.

Table 3. IEEE 488 Interface Message Reference List

Mnemonic	Message	Interface Function(s)			
LOCAL MES	SSAGES RECEIVED (By Interface Fund	ctions)			
gts(1)	go to standby	C pnisseing C			
ist	individual status	PP			
lon	listen only	Each device connected to the GPED grust have at			
lpe	local poll enable	east one address whereby the conteger device in			
nba a salilli	new byte available	charge of the bus can configure it toHz lk, listen, or			
pon	station is power on	SH, AH, T, TE, L, LE, SR, RL, PP, C			
rdy	ready	AH			
rpp(1)	request parallel poll	C			
rsc(1)	request system control	C			
rsv	request service	SR			
rtl	return to local	RL			
sic(1)	send interface clear	C			
sre(1)	send remote enable	C			
tca(1)	take control asynchronous	ly C			



Table 3. IEEE 488 Interface Message Reference List (Continued)

Mnemonic	Intervace F	Message	enge	autil	Interfa	ace F	unction(s)
tcs(1)	(O siv)	take control synchi			AH, C		ATO
ton		talk only	sary Command (T, TE		
REMOTE MES	SSAGES REC	EIVED					
ATN	(Via C)	Attention			SH, Al	H, T, T	E, L, LE, PP, C
DAB		Data Byte			(Via L,		
DAC		Data Accepted			SH		
DAV					AH		
DCL		Device Clear			DC		
END		End			(via L,	IE)	
GET		Group Execute Trig			DT		
			solved betoe		RL		
GTL	(via C)	do to Local				00	
IDY		Identify			L, LE,		
IFC		Interface Clear			T, TE,	L, LE,	SRO
LLO	(STTaiv)	Local Lockout			RL		
MLA		My Listen Address			L, LE,		TOT
MSA		My Secondary Add	11000		TE, LE	, RL	
MTA		My Talk Address			T, TE,	L, LE	
OSA		Other Secondary A	Address		TE		
OTA		Other Talk Address	s .5958 a'		T, TE		
PCG		Primary Command	Group		TE, LE	, 11	
PPC(2)		Parallel Poll Config	ure Sess e leth		PP		
[PPD](2)		Parallel Poll Disable			PP		
VO ([DDE](2)		Parallal Pall Enable			PP		
PPR _N (1)	i the biart ed v	Parallel Poll Respo			(via C)		
PPU(2)		Parallel Poll Uncon					esented in Figure
DEN		Remote Enable	- in addition		DI B		each of these re-
TA IRFD ert omo					CL		
netiRQS efvd a b							
						LE)	
[SDC]			r san-oan	胡椒	DC	55	
SPE		CONTAIN ON DIOCOTO			T, TE		
		Serial Poll Enable			T, TE		
SQR(1)		Serial Poll Enable Service Request			T, TE (via C)		
STR		Serial Poll Enable Service Request Status Byte			T, TE		
STR	of discole mo dive before w this will happed to Recister d	Serial Poll Enable Service Request			T, TE (via C)		
STB	of discole mo dive before w this will happed to Recister d	Serial Poll Enable Service Request Status Byte			T, TE (via C) (via L,		
STB TCT or [TCT](of discole mo tive before w this will hap in Register Data-Out R(t)	Serial Poll Enable Service Request Status Byte Take Control Unlisten			T, TE (via C) (via L, C L, LE	LE)	With Registers floor Impertance ass Registers
STB TCT or [TCT](UNL	of discole mo tive before w this will hap in Register Data-Out R(t)	Serial Poll Enable Service Request Status Byte Take Control Unlisten			T, TE (via C) (via L, C L, LE	LE)	
STB TCT or [TCT](UNL REMOTE MES ATN	of discole moderne welfve before will heple this will heple the Data-Out RC	Serial Poll Enable Service Request Status Byte Take Control Unlisten		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	T, TE (via C) (via L, C L, LE	LE)	All Write Registers High Impedance off Registers On Oss Dis
STB TCT or [TCT](UNL REMOTE MES ATN	om eldsab to w enoted evit gad the airb a (1) a no ened SSAGES SEN	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	T, TE (via C) (via L, C L, LE C (Via T,	LE)	With Registers floor Impertance ass Registers
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC	om aldsab to w enoted evit ged the eight (1) and SAGES SEN	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted		0 b	T, TE (via C) (via L, C L, LE C (Via T, AH	LE)	All Write Registers ligh Impedance ats Registers on 7 ors ors DATA-II
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV	om eldselb to the web lore with the lore with the lore of the lore	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid		0 b	T, TE (via C) (via L, C L, LE C (Via T, AH SH	APO	All Write Registers High Impedence atta Registers on 7 ors ors DATA-II
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL	discole model of the period of	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear		0 b	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C)	APO	All Write Registers ligh Impedance ats Registers on 7 ors ors DATA-II
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL	discole model of the period of	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End		9 (PO) (SOO) (WO) P	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T)	AOC SHITLE	All Write Registers ligh Impedance ats Registers on? Das Dis Done DATA-O
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET	discole model of the period of	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig	ood rod	0 0 0 0 (0 (0 (0 (0 (0 (0 0 0 0 0	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C)	APOC APOC APOC APOC APOC APOC APOC APOC	All Write Registers ligh Impedance ats Registers on / Drs Drs DATA-R DATA-ON DAT
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET	discole model of the period of	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local	ood rod	O12 O12 O03 O00 O00 O00 O00 O00 O00 O00 O00 O00	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) (via C)	AFO TE) V AOC ATTHE	All Write Registers ligh Impedance ats Registers DAY DAS DIS DATA-B DOY DOS DOS DATA-B DATA-OR DATA-OR RIS to the microper
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL	SSAGES SEN SAGES SEN CHARLES	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify	ood rod gent mon sist	SPO (PO) SOO WO) P Compression	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) C	OTA (OTA) TE) (OTA) TE PE (OTA) TO Be us to Be	All Write Registers ligh Impedance ats Registers On? DAS DIS DATA-B DATA-B DATA-B RIS to the micropic RIS to the micropic
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL IDY IFC	SSAGES SEN SAGES SEN CHARLES	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify Interface Clear	ood rod gent mot als sit netw you nossmaling -noo ati bas	O D S O O O O O O O O O O O O O O O O O	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) (via C) C C	OTA (OTA) TE) (OTA) TE PE (OTA) TO Be us to Be	All Write Registers ligh Impedance ats Registers On? DAS DIS DATA-II DATA-OI DATA-OI DATA-OI Register Register Register Searchely lighters
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL IDY IFC LLO	of discole modern before with the periors will be periors out a Country of the periors of the period of the peri	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify Interface Clear Local Lockout	ood rod ood ro	DOS (OW) SOCIONA OCUMENTO COMPANDO COMP	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) C C C (via C)	OTA (OTA) TE) (OTA) TE PE (OTA) TO Be us to Be	All Write Registers ligh Impedance at Registers DATA DAS DAS DATA-II DOT DOS DOS DATA-II DATA-OL DATA-OL CS A is addressed SS A is addressed sant are not districted
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL IDY IFC LLO MLA or [MLA]	of discole model of the model o	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify Interface Clear Local Lockout My Listen Address	OCO COCO COCO COCO COCO COCO COCO COCO	DOS (OW) SOCIONA OCUMENTO COMPANDO COMP	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) C C (via C) (via C)	OTA (OTA) OTA)	energies Althwise Registers and and recipies Althwise Registers and and recipies Althwise Registers and and and recipies Registers and and and recipies Registers and
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL IDY IFC LLO MLA or [MLA] MSA or [MSA]	of discole modeline with the periors will be periors out a feet of the periors of the period of the periors of the period of the perio	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify Interface Clear Local Lockout My Listen Address	OCO COCO COCO COCO COCO COCO COCO COCO	DOS (OW) SOCIONA OCUMENTO COMPANDO COMP	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) C C C (via C)	OTA (OTA) OTA)	All Write Registers GER Registers GER REGISTER GER REGI
STB TCT or [TCT](UNL REMOTE MES ATN DAB DAC DAV DCL END GET GTL IDY IFC LLO MLA or [MLA]	of disable monthly of the will help the Country of	Serial Poll Enable Service Request Status Byte Take Control Unlisten IT Attentions Data Byte Data Accepted Data Valid Device Clear End Group Execute Trig Go to Local Identify Interface Clear Local Lockout My Listen Address My Secondary Add My Talk Address	OCO COCO COCO COCO COCO COCO COCO COCO	DOS (OW) SOCIONA OCUMENTO COMPANDO COMP	T, TE (via C) (via L, C L, LE C (Via T, AH SH (via C) (via T) (via C) C C (via C) (via C)	OTA (OTA) OTA)	energies Althwise Registers and and recipies Althwise Registers and and recipies Althwise Registers and and and recipies Registers and and and recipies Registers and

handshake is not linished until a command is sent

ADDRESS O REGISTER



Table 3. IEEE 488	Interface	Message	Reference	List	(Continued)
-------------------	-----------	---------	-----------	------	-------------

Mnemonic Management	Message opered	Interface Function(s)(3)
OTA O H	Other Talk Address done lost noo exist	(via C)
PCG	Primary Command Group	(via C)
PPC	Parallel Poll Configure	REMOTE MESSAC(2 aiv) C
H. AM. T. TE. L. [CPP] C	Parallel Poll Disable	(via C) MTA
[PPE] (EJ.JsN	Parallel Poll Enable	(via C) BAC
PPRN		PP DAG
PPU	Parallel Poll Unconfigure	(via C)
REN	Remote Enable	C JOG
RFD (BL)	Ready for Data	END
RQS	D	T, TE TEO
[SDC]	Selected Device Clear	(via C)
SPD eq al.	0	(via C)
SPE DELLET	Serial Poll Enable	(via C)
SRQ .	Service Request	SR
STB ST.T.R.S.I.	04-4 D. 4	(via T,TE)
TCT	Taka Cantral	(via C)
UNL	Unlisten assembly sits T vid	(via C)

NOTES:

- 1. These messages are handled only by Intel's 8292.
- 2. Undefined commands which may be passed to the microprocessor.
- 3. All Controller messages must be sent via Intel's 8292.

8291A Registers

A bit-by-bit map of the 16 registers on the 8291A is presented in Figure 5. A more detailed explanation of each of these registers and their functions follows. The access of these registers by the microprocessor is accomplished by using the \overline{CS} , \overline{RD} , \overline{WR} , and $\overline{RS_0}$ - $\overline{RS_2}$ pins.

Register	CS	RD	WR	RS ₀ -RS ₂
All Read Registers	0	0	1	CCC
All Write Registers	0	010	0	CCC
High Impedance	1	d	d	ddd

Data Registers

	•						
D17	D16	D15	D14	D13	D12	D11	D10
		DATA	-IN RE	GISTE	R (0R)		
D07	DO6	DO5	DO4	DO3	DO2	DO1	D00
		ATA-C	DUT RE	EGISTE	R (OW	/)	

The Data-In Register is used to move data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. Incoming information is separately latched by this register, and its contents are not destroyed by a write to the data-out register. The RFD (Ready for Data) message is held false until the byte is removed from the data in register, either by the microprocessor or by DMA. The 8291A then completes the handshake automatically. In RFD holdoff mode (see Auxiliary Register A), the handshake is not finished until a command is sent

telling the 8291A to release the holdoff. In this way, the same byte may be read several times, or an over anxious talker may be held off until all available data has been processed.

When the 8291A is addressed to talk, it uses the data-out register to move data onto the GPIB. After the BO interrupt is received and a byte is written to this register, the 8291A initiates and completes the handshake while sending the byte out over the bus. In the BO interrupt disable mode, the user should wait until BO is active before writing to the register. (In the DMA mode, this will happen automatically.) A read of the Data-In Register does not destroy the information in the Data-Out Register.

Interrupt Registers

	200	Tris	MINA.					
CPT	AP	T	GET	END	DEC	ERR	ВО	BI
		TI S	NTER	RRUPT	STAT	US 1 (1R)	
INT	SPA	S	LLO	REM	SPC	LLOC	REMC	ADSC
		qui	NTER	RRUPT	STAT	US 2 (2	2R)	
CPT	AP	T	GET	END	DEC	ERR	во	BI
	INTERRUPT ENABLE 1 (1W)							
0	0	DM	AO	DMAI	SPC	LLOC	REMC	ADSC
A yisi	conc	11	NTEF	RRUPT	ENAE	BLE 2 (2	2W)	
INT	ОТО	D	LO	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
			ADI	DRESS	ORE	GISTER	3	



Figure 5. 8291A Registers

	READ REGISTERS REGISTI						TER SEI	EC.	Т		WR	ITE RE	GISTE	ERS				
			en rec					RS2	RS1 I	250								
D17	D16	D15	D14	D13	D12	D11	D10	00 A	0 9A	0	D07	DO6	DO5	DO4	DO3	DO2	DO1	D00
			DAT	AIN			up exer				ATO y	Set b		DATA	OUT			
CPT	APT	GET	END	DEC	ERR	ВО	Ble	9 0 A	0 43	12	CPT	APT	GET	END	DEC	ERR	ВО	BI
		INTE	RRUP	TSTAT	US 1	Activ	e Clear				y DCA	d tea.	INTE	RRUP	TENA	BLE 1		
INT	SPAS	LLO	REM	SPC	LLOC	REMO	ADSC	0	1 1	0	0	0	DMAO	DMAI	SPC	LLOC	REMO	ADSC
1		INTE	RRUP	STAT	US 2	d be	luoria a				+ SGNS	SMM	INTE	RRUPT	ENA	BLE 2		1
S8	SEQS	S6	S5	S4	S3	S2	S1	A O	118	18	S8	rsv	S6	S5	S4	S3	S2	S1
		SER	IAL PO	LL STA	ATUS						in TMI	ads to		RIAL PO	OLL M	ODE		
ton	lon	EOI	LPAS	TPAS	LA	TA	MJMN	1	0.48	0	ТО	LO	00	0	0	0	ADM1	ADM
	gnit	AD	DRES	STAT	us	100 ,	atquines				ut state	lock o	IA cal	DDRES	S MOI	DE		
CPT7	CPT6	CPT5	CPT4	СРТЗ	CPT2	CPT1	СРТО	1	0,000	1	CNT2		CNTO	ОМ4	СОМЗ	СОМ2	COM1	СОМ
	C	AMMC	ND PA	SS TH	ROUG	Н					-RWLS	REMS	7	AUX N	ODE			
INT	DT0	DLO	AD5-0	AD4-0	AD3-0	AD2-	0 AD1-0	1	1	0	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
			ADDF	RESS 0	ngeln	sno h	look of	Local			NO OF	Tou.	1	ADDRE	ESS 0/	1	The same	
X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-	1 AD1-1	mafil	ONER	1	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
			ADDF	RESS 1	inge in	arlo sa	ess statu	Adde			drospe	Phod	bease	TO E	os			

The 8291A can be configured to generate an interrupt to the microprocessor upon the occurrence of any of 12 conditions or events on the GPIB. Upon receipt of an interrupt, the microprocessor must read the Interrupt Status Registers to determine which event has occurred, and then execute the appropriate service routine (if necessary). Each of the 12 interrupt status bits has a matching enable bit in the interrupt enable registers. These enable bits are used to select the events that will cause the INT pin to be asserted. Writing a logic "1" into any of these bits enables the corresponding interrupt status bits to generate an interrupt. Bits in the Interrupt Status Registers are set regardless of the states of the enable bits. The Interrupt Status Registers are then cleared upon being read or when a local pon (poweron) message is executed. If an event occurs while one of the Interrupt Status Registers is being read, the event is held until after its register is cleared and then placed in the register.

NOTE:

Reading the interrupt status registers clears the bits which were set. The software must examine *all* relevant bits in the interrupt status registers before disregarding the value or an important interrupt may be missed.

The mnemonics for each of the bits in these registers and a brief description of their respective functions appears in Table 4. This table also indicates how each of the interrupt bits is set.

and DREO pins can be STONated to data input and

The INT bit in the Address 0 Register is a duplicate of the INT bit in the Interrupt Status 2 Register. It is only a status bit. It does not generate interrupts and thus does not have a corresponding enable bit.

The BO and BI interrupts enable the user to perform data transfer cycles. BO indicates that a data byte should be written to the Data Out Register. It is set by TACS • (SWNS + SGNS) • RFD. It is reset when the data byte is written, ATN is asserted, or the 8291A exits TACS. Data should never be written to the Data Out Register before BO is set. Similarly, BI is set when an input byte is accepted into the 8291A and reset when the microprocessor reads the Data In Register. BO and BI are also reset by pon (poweron local message) and by a read of the Interrupt Status 1 Register. However, if it is so desired, data transfer cycles may be performed without reading the Interrupt Status 1 Register if all interrupts except for BO or BI are disabled; BO and BI will automatically reset after each byte is transferred.



Table 4. Interrupt Bits

Indicates Undefined Commands	CPT	An undefined command has been received.					
Set by (TPAS + LPAS)•SCG•ACDS•MODE 3	APT	A secondary address must be passed through					
		to the microprocessor for recognition.					
Set by DTAS	GET	A group execute trigger has occurred.					
Set by (EOS + EOI)•LACS	END	An EOS or EOI message has been received.					
TELISANS TOLD SET BY DCAS	DEC	Device Clear Active State has occurred.					
Set by TACS•nba•DAC•RFD	ERR	Interface error has occurred; no listeners are active.					
S 318AM3 TO TACS (SWNS + SGNS)	во	A byte should be output. ATS TRUARED A					
Set by LACS•ACDS	BI	A byte has been input.					
Shows status of the INT pin	INT	SERIAL POLL STATUS					
The device has been enabled for a serial poll	SPAS	I ION EOF LEAS TEAS LA TA MUMM I					
The device is in local lock out state.	LLO	These are status only. They will not generate interrupts, nor do they have corresponding mask bits.					
The device is in a remote state.	REM	PT7 GPT6 GPT6 GPT4 GPT3 GPT1 GPT0 1					
BOOM XUA (REMS+RWLS)		COMMAND PASS THROUGH					
SPAS →SPAS if APRS:STRS:SPAS was true	SPC	Serial Poll Complete interrupt.					
LLO NO LLO	LLOC	Local lock out change interrupt.					
008 103 508 408 408 Remote Local	REMC	Remote/Local change interrupt.					
Addressed Unaddressed	ADSC	Address status change interrupt.					
Addressed Onaddressed	ADSC	Address status change interrupt.					
		205248-24					

If the 8291A is used in the interrupt mode, the INT and DREQ pins can be dedicated to data input and output interrupts respectively by enabling BI and DMAO, provided that no other interrupts are enabled. This eliminates the need to read the interrupt status registers if a byte is received or transmitted.

The ERR bit is set to indicate the bus error condition when the 8291A is an active talker and tries to send a byte to the GPIB, but there are no active listeners (e.g., all devices on the GPIB are in AIDS). The logical equivalent of (nba • TACS • DAC • RFD) will set this bit.

The DEC bit is set whenever DCAS has occurred. The user must define a known state to which all device functions will return in DCAS. Typically this state will be a power-on state. However, the state of the device functions at DCAS is at the designer's discretion. It should be noted that DCAS has no effect on the interface functions which are returned to a known state by the IFC (interface clear) message or the pon local message.

The END interrupt bit may be used by the microprocessor to detect that a multi-byte transfer has been

completed. The bit will be set when the 8291A is an active listener (LACS) and either EOS (provided the End on EOS Received feature is enabled in the Auxiliary Register A) or EOI is received. EOS will generate an interrupt when the byte in the Data In Register matches the byte in the EOS register. Otherwise the interrupt will be generated when a true input is detected on EOI.

The GET interrupt bit is used by the microprocessor to detect that DTAS has occurred. It is set by the 8291A when the GET message is received while it is addressed to listen. The TRIG output pin of the 8291A fires when the GET message is received. Thus, the basic operation of device trigger may be started without microprocessor software intervention.

The APT interrupt bit indicates to the processor that a secondary address is available in the CPT register for validation. This interrupt will only occur if Mode 3 addressing is in effect. (Refer to the section on addressing.) In Mode 2, secondary addresses will be recognized automatically on the 8291A. They will be ignored in Mode 1.



The CPT interrupt bit flags the occurrence of an undefined command and of all secondary commands following an undefined command. The Command Pass Through feature is enabled by the B0 bit of Auxiliary Register B. Any message not decoded by the 8291A (not included in the state diagrams in Appendix B) becomes an undefined command. Note that any addressed command is automatically ignored when the 8291A is not addressed.

Undefined commands are read by the CPU from the Command Pass Through register of the 8291A. This register reflects the logic levels present on the data lines at the time it is read. If the CPT feature is enabled, the 8291A will hold off the handshake until this register is read.

An especially useful feature of the 8291A is its ability to generate interrupts from state transitions in the interface functions. In particular, the lower 3 bits of the Interrupt Status 2 Register, if enabled by the corresponding enable bits, will cause an interrupt upon changes in the following states as defined in the IEEE 488 Standard.

Bit 0 ADSC change in LIDS or TIDS or MJMN
Bit 1 REMC change in LOCS or REMS
Bit 2 LLOC change in LWLS or RWLS


The upper 4 bits of the Interrupt Status 2 Register are available to the processor as status bits. Thus, if one of the bits 0-2 generates an interrupt indicating a state change has taken place, the corresponding status bit (bits 3-5) may be read to determine what the new state is. To determine the nature of a change in addressed status (bit 0) the Address Status Register is available to be read. The SPC interrupt (bit 3 in Interrupt Status 2) is set upon exit from SPAS if APRS:STRS:SPAS occurred which indicates that the GPIB controller has read the bus serial poll status byte after the 8291A requested service (asserted SRQ). The SPC interrupt occurs once after the controller reads the status byte if service was requested. The controller may read the status byte later, and the byte will contain the last status the 8291A's CPU wrote to the Serial Poll Mode Register, but the SRQS bit will not be set and no interrupt will be generated. Finally, bit 7 monitors the state of the 8291A INT pin. Logically, it is an OR of all enabled interrupt status bits. One should note that bits 3-6 of the Interrupt Status 2 Register do not generate interrupts, but are available only to be read as status bits by the processor. Bit 7 in Interrupt Status 2 is duplicated in Address 0 Register, and the latter should be used when polling for interrupts to avoid losing one of the interrupts in Interrupt Status 2 Register.

Bits 4 and 5 (DMAI, DMAO) of the Interrupt Mask 2 Register are available to enable direct data transfers

between memory and the GPIB; DMAI (DMA in) enables the DREQ (DMA request) pin of the 8291A to be asserted upon the occurrence of BI. Similarly, DMAO (DMA out) enables the DREQ pin to be asserted upon the occurrence of BO. One might note that the DREQ pin may be used as a second interrupt output pin, monitoring BI and/or BO and enabled by DMAI and DMAO. One should note that the DREQ pin is not affected by a read of the Interrupt Status 1 Register. It is reset whenever a byte is written to the Data Out Register or read from the Data In Register.

To ensure that an interrupt status bit will not be cleared without being read, and will not remain uncleared after being read, the 8291A implements a special interrupt handling procedure. When an enabled interrupt bit is set in either of the Interrupt Status Registers, the input of the registers are blocked until the set bit is read and reset by the microprocessor. Thus, potential problems arise when interrupt status changes while the register is being blocked. However, the 8291A stores all new interrupts in a temporary register and transfers them to the appropriate Interrupt Status Register after the interrupt has been reset. This transfer takes place only if the corresponding bits were read as zeroes.


Serial Poll Registers



The Serial Poll Mode Register determines the status byte that the 8291A sends out on the GPIB data lines when it receives the SPE (Serial Poll Enable) message. Bit 6 of this register is reserved for the rsv (request service) local message. Setting this bit to 1 causes the 8291A to assert its SRQ line, indicating its need for attention from the controller-in-charge of the GPIB. The other bits of this register are available for sending status information over the GPIB. Sometime after the microprocessor initiates a request for service by setting bit 6, the controller of the GPIB sends the SPE message and then addresses the 8291A to talk. At this point, one byte of status is returned by the 8291A via the Serial Poll Mode Register. After the status byte is read by the controller, rsv is automatically cleared by the 8291A and an SPC interrupt is generated. The CPU may request service again by writing another byte to the Serial Poll Mode Register with the rsv bit set. If the controllast status byte written will be read, but the SRQ line will not be driven by the 8291A and the SRQS bit will be clear in the status byte.

The Serial Poll Status Register is available for reading the status byte in the Serial Poll Mode Register. The processor may check the status of a request for service by polling bit 6 of this register, which corresponds to SRQS (Service Request State). When a Serial Poll is conducted and the controller-in-charge reads the status byte, the SRQS bit is cleared. The SRQ line and the rsv bit are tied together.

Address Registers



The Address Mode Register is used to select one of the five modes of addressing available on the 8291A. It determines the way in which the 8291A uses the information in the Address 0 and Address 1 Registers.

—In Mode 1, the contents of the Address 0 Register constitute the "Major" talker/listener address while the Address 1 Register represents the "Minor" talker/listener address. In applications where only one address is needed, the major talker/listener is used, and the minor talker/listener should be disabled. Loading an address via the Address 0/1 Register into Address Registers 0 and 1 enables the major and minor talker/listener functions respectively.

—In Mode 2 the 8291A recognizes two sequential address bytes: a primary followed by a secondary. Both address bytes must be received in order to enable the device to talk or listen. In this manner, Mode 2 addressing implements the extended talker and listener functions as defined in IEEE-488.

be loaded into the Address 0 Register, and the Secondary Address is placed in the Address 1 Register. With both primary and secondary addresses residing on chip, the 8291A can handle all addressing sequences without processor intervention.

—In Mode 3, the 8291A handles addressing just as it does in Mode 1, except that each Major or Minor primary address must be followed by a secondary address. All secondary addresses must be verified by the microprocessor when Mode 3 is used. When the 8291A is in TPAS or LPAS (talker/listener primary addressed state), and it does not recognize the byte on the DIO lines, an APT interrupt is generated (see section on Interrupt Registers) and the byte is available in the CPT (Command Pass-Through) Register. As part of its interrupt service routine, the microprocessor must read the CPT Register and write one of the following responses to the Auxiliary Mode Register:

- 1. 07H implies a non-valid secondary address
- 2. 0FH implies a valid secondary address

Setting the TO bit generates the local ton (talk-only) message and sets the 8291A to a talk-only mode. This mode allows the device to operate as a talker in an interface system without a controller.

Setting the LO bit generates the local lon (listenonly) message and sets the 8291A to a listen-only mode. This mode allows the device to operate as a listener in an interface system without a controller. The above bits may also be used by a controller-incharge to set itself up for remote command or data communication.

The mode of addressing implemented by the 8291A may be selected by writing one of the following bytes to the Address Mode Register.

Register	
Contents	Mode
10000000	Enable talk only mode (ton)
01000000	Enable listen only mode (lon)
11000000	The 8291 may talk to itself
00000001	Mode 1, (Primary-Primary)
00000010	Mode 2 (Primary-Secondary)
00000011	Mode 3 (Primary/APT-Primary/APT)

The Address Status Register contains information used by the microprocessor to handle its own addressing. This information includes status bits that monitor the address state of each talker/listener, "ton" and "lon" flags which indicate the talk and listen only states, and an EOI bit which, when set, signifies that the END message came with the last data byte. LPAS and TPAS indicate that the listener

intel

or talker primary address has been received. The microprocessor can use these bits when the secondary address is passed through to determine whether the 8291A is addressed to talk or listen. The LA (listener addressed) bit will be set when the 8219A is in LACS (Listener Active State) or in LADS (Listener Addressed State). Similarly, the TA (Talker Addressed bit) will be set to indicate TACS or TADS, but also to indicate SPAS (Serial Poll Active State). The MJMN bit is used to determine whether the information in the other bits applies to the Major or Minor talker/listener. It is set to "1" when the Minor talker/listener is addressed. It should be noted that only one talker/listener may be active at any one time. Thus, the MJMN bit will indicate which, if either, of the talker/listeners is addressed or active.

The Address 0/1 Register is used for specifying the device's addresses according to the format selected in the Address Mode Register. Five bit addresses may be loaded into the Address 0 and Address 1 Registers by writing into the Address 0/1 Register. The ARS bit is used to select which of these registers the other seven bits will be loaded into. The DT and DL bits may be used to disable the talker or listener function at the address signified by the other five bits. When Mode 1 addressing is used and only one primary address is desired, both the talker and the listener should be disabled at the Minor address.

As an example of how the Address 0/1 Register might be used, consider an example where two primary addresses are needed in the device. The Major primary address will be selectable only as a talker and the Minor primary address will be selectable only as a listener. This configuration of the 8291A is formed by the following sequence of writes by the microprocessor.

Operation	CS	RD	WR	Data	RS2-RS0
Select addressing Mode 1	0	1	0	00000001	100
2. Load major address into Address 0 Register with listener function disabled.	nebi en	O II	iee l BISE	nust field	processo spand to
3. Load minor address into Address 1 Register with talker function disabled.	000	(B/H)		110BBBBB 1 eunimoo	

At this point, the addresses AAAAA and BBBBB are stored in the Address 0 and Address 1 Registers respectively, and are available to be read by the microprocessor. Thus, it is not necessary to store any address information elsewhere. Also, with the information stored in the Address 0 and Address 1 Registers, processor intervention is not required to recognize addressing by the controller. Only in

Mode 3, where secondary addresses are passed through, must the processor intervene in the addressing sequence.

The Address 0 Register contains a copy of bit 7 of the Interrupt Status 2 Register (INT). This is to be used when polling for interrupts. Software should poll register 6 checking for INT (bit 7) to be set. When INT is set, the Interrupt Status Register should be read to determine which interrupt was received.

Command Pass Through Register

CPT7 CPT6 CPT5 CPT4 CPT3 CPT2 CPT1 CPT0

COMMAND PASS THROUGH (5R)

The Command Pass Through Register is used to transfer undefined 8-bit remote message codes from the GPIB to the microprocessor. When the CPT feature is enabled (bit BO in Auxiliary Register B), any message not decoded by the 8291A becomes an undefined command. When Mode 3 addressing is used secondary addresses are also passed through the CPT Register. In either case, the 8291A will hold-off the handshake until the microprocessor reads this register and issues the VSCMD auxiliary command.

The CPT and APT interrupts flag the availability of undefined commands and secondary addresses in the CPT Register. The details of these interrupts are explained in the section on Interrupt Registers.

An added feature of the 8291A is its ability to handle undefined secondary commands following undefined primaries. Thus, the number of available commands for future IEEE-488 definition is increased; one undefined primary command followed by a sequence of as many as 32 secondary commands can be processed. The IEEE-488 Standard does not permit users to define their own commands, but upgrades of the standard are thus provided for.

The recommended use of the 8291A's undefined command capabilities is for a controller-configured Parallel Poll. The PPC message is an undefined primary command typically followed by PPE, and undefined secondary command. For details on this procedure, refer to the section on Parallel Poll Protocol.

Auxiliary Mode Register

CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0

AUX MODE (5W)

CNT0-2:CONTROL BITS

COM0-4:COMMAND BITS



The Auxiliary Mode Register contains a three-bit control field and a five-bit command field. It is used for several purposes on the 8291A:

- 1. To load "hidden" auxiliary registers on the 8291A.
- 2. To issue commands from the microprocessor to the 8291A.
- 3. To preset an internal counter used to generate T1, delay in the Source Handshake function, as defined in IEEE-488.

Table 5 summarizes how these tasks are performed with the Auxiliary Mode Register. Note that the three control bits determine how the five command bits are interpreted.

Table 5

C	ode	PART COASIGNAMINGO					
Control Bits	Command Bits	deutend Command 1900 edit					
000	ODDDD	Execute auxiliary command CCC Preset internal counter to match external clock frequency of DDDD MHz (DDDD binary representation of 1 to 8 MHz)					
100	DDDDD	Write DDDDD into auxiliary register A					
101	DDDDD	Write DDDDD into auxiliary register B					
unde- le com- reased;	its sbility to le following trof avallat	Enable/disable parallel poll either in response to remote messages (PPC followed by PPE or PPD) or as a local lpe message. (Enable if U = 0, disable if U = 1.)					

AUXILIARY COMMANDS

Auxiliary commands are executed by the 8291A whenever 0000CCCC is written into the Auxiliary Mode Register, where CCCC is the 4-bit command code.

0000—Immediate Execute pon: This command resets the 8291A to a power up state (local pon message as defined in IEEE-488).

The following conditions constitute the power up state:

- 1. All talkers and listeners are disabled.
- 2. No interrupt status bits are set.

The 8291A is designed to power up in certain states as specified in the IEEE-488 state diagrams. Thus, the following states are in effect in the power up state: SIDS, AIDS, TIDS, LIDS, NPRS, LOCS, and PPIS.

The "0000" pon is an immediate execute command (a pon pulse). It is also used to release the "initialize" state generated by either an external reset pulse or the "0010" Chip Reset command.

0010—Chip Reset (Initialize): This command has the same effect as a pulse applied to the Reset pin. (Refer to the section on Reset Procedure.)

0011—Finish Handshake: This command finishes a handshake that was stopped because of a holdoff on RFD. (Refer to Auxiliary Register A.)

0100—Trigger: A "Group Execute Trigger" is forced by this command. It has the same effect as a GET command issued by the controller-in-charge of the GPIB, but does not cause a GET interrupt.

0101, 1101—Clear/Set rtl: These commands correspond to the local rtl message as defined by the IEEE-488. The 8291A will go into local mode when a Set rtl Auxiliary Command is received if local lockout is not in effect. The 8291A will exit local mode after receiving a Clear rtl Auxiliary Command if the 8291A is addressed to listen.

0110—Send EOI: The EOI line of the 8291A may be asserted with this command. The command causes EOI to go true with the next byte transmitted. The EOI line is then cleared upon completion of the handshake for that byte.

0111, 1111—Non Valid/Valid Secondary Address or Command (VSCMD): This command informs the 8291A that the secondary address received by the microprocessor was valid or invalid (0111 = invalid, 1111 = valid). If Mode 3 addressing is used, the processor must field each extended address and respond to it, or the GPIB will hang up. Note that the COM3 bit is the invalid/valid flag.

The valid (1111) command is also used to tell the 8291A to continue from the command-pass-through-state, or from RFD holdoff on GET, SDC or DCL.

1000—pon: This command puts the 8291A into the pon (power on) state and holds it there. It is similar to a Chip Reset except none of the Auxiliary Mode Registers are cleared. In this state, the 8291A does not participate in any bus activity. An Immediate Execute pon releases the 8291A from the pon state and permits the device to participate in the bus activity again.



0001, 1001—Parallel Poll Flag (local "ist" message): This command sets (1001) or clears (0001) the parallel poll flag. A "1" is sent over the assigned data line (PRR = Parallel Poll Response true) only if the parallel poll flag matches the sense bit from the Ipe local message (or indirectly from the PPE message). For a more complete description of the Parallel Poll features and procedures refer to the section on Parallel Poll Protocol.

INTERNAL COUNTER

The internal counter determines the delay time allowed for the setting of data on the DIO lines. This delay time is defined as T_1 in IEEE-488 and appears in the Source Handshake state diagram between the SDYS and STRS. As such, DAV is asserted T_1 after the DIO lines are driven. Consequently , T_1 is a major factor in determining the data transfer rate of the 8291A over the GPIB (T_1 = TWRDV2-TWRD15).

When open-collector transceivers are used for connection to the GPIB, T_1 is defined by IEEE-488 to be 2 μs . By writing 0010DDDD into the Auxiliary Mode Register, the counter is present to match a f_C MHz clock input, where DDDD is the binary representation of N_F [1 \leq N_F \leq 8, N_F = (DDDD)₂]. When N_F = f_C, a 2 μs T₁ delay will be generated before each DAV asserted.

$$T_{1(\mu s)} = \frac{2N_F}{f_C} + t_{SYNC}, 1 \le N_F \le 8$$

t_{SYNC} is a synchronization error, greater than zero and smaller than the larger of T clock high and T clock low. (For a 50% duty cycle clock, t_{SYNC} is less than half the clock cycle).

If it is necessary that T_1 be different from 2 μ s, N_F may be set to a value other than f_C . In this manner, data transfer rates may be programmed for a given system. In small systems, for example, where transfer rates exceeding GPIB specifications are required, one may set $N_F < f_C$ and decrease T_1 .

When tri-state transceivers are used, IEEE-488 allows a higher transfer rate (lower T₁). Use of the 8291A with such transceivers is enabled by setting B₂ in Auxilliary Register B. In this case, setting N_F = f_c causes a T₁ delay of 2 μ s to be generated for the first byte transmitted—all subsequent bytes will have a delay of 500 ns.

$$T_1$$
 (High Speed) $\mu s = \frac{N_F}{2f_C} + t_{SYNC}$

Thus, the shortest T_1 is achieved by setting $N_F=1$ using an 8 MHz clock with a 50% duty cycle clock (t_{SYNC} <63 ns):

$$T_{1(HS)} = \frac{1}{2 \times 8} + 0.063 = 125 \text{ ns max.}$$

AUXILIARY REGISTER A

Auxiliary Register A is a "hidden" 5-bit register which is used to enable some of the 8291A features. Whenever a 100 $A_4A_3A_2A_1A_0$ byte is written into the Auxiliary Register, it is loaded with the data $A_4A_3A_2A_1A_0$. Setting the respective bits to "1" enables the following features.

A₀—RFD Holdoff on all Data: If the 8291A is listening, RFD will not be sent true until the "finish handshake" auxiliary command is issued by the microprocessor. The holdoff will be in effect for each data byte.

A₁—RFD Holdoff on End: This feature enables the holdoff on EOI or EOS (if enabled). However, no hold-off will be in effect on any other data bytes.

A₂—End on EOS Received: Whenever the byte in the Data In Register matches the byte in the EOS Register, the END interrupt bit will be set in the Interrupt Status 1 Register.

A₃—Output EOI on EOS Sent: Any occurrence of data in the Data Out Register matching the EOS Register causes the EOI line to be sent true along with the data.

A₄—EOS Binary Compare: Setting this bit causes the EOS Register to function as a full 8-bit word. When it is not set, the EOS Register is a 7-bit word (for ASCII characters).

If A₀ = A₁ = 1, a special "continuous Acceptor Handshake cycling" mode is enabled. This mode should be used only in a controller system configuration, where both the 8291A and the 8292 are used. It provides a continuous cycling through the Acceptor Handshake state diagram, requiring no local messages from the microprocessor; the rdy local message is automatically generated when in ANRS. As such, the 8291A Acceptor Handshake serves as the controller Acceptor Handshake. Thus, the controller cycles through the Acceptor Handshake without delaying the data transfer in progress. When the tcs local message is executed, the 8291A should be taken out of the "continuous AH cycling" mode, the GPIB will hang up in ANRS, and a BI interrupt will be generated to indicate that control may be taken. A



simpler procedure may be used when a "tcs on end of block" is executed; the 8291A may stay in "continuous AH cycling". Upon the end of a block (EOI or EOS received), a holdoff is generated, the GPIB hangs up in ANRS, and control may be taken.

AUXILIARY REGISTER B

Auxiliary Register B is a "hidden" 4-bit register which is used to enable some of the features of the 8291A. Whenever a 101 B₄B₃B₂B₁B₀ is written into the Auxiliary Mode Register, it is loaded with the data B₄B₃B₂B₁B₀. Setting the respective bits to "1" enables the following features:

B₀—Enable Undefined Command Pass Through: This feature allows any commands not recognized by the 8291A to be handled in software. If enabled, this feature will cause the 8291A to holdoff the handshake when an undefined command is received. The microprocessor must then read the command from the Command Pass Through Register and send the VSCMD auxiliary command. Until the VSCMD command is sent, the handshake holdoff will be in effect.

B₁—Send EOI in SPAS: This bit enables EOI to be sent with the status byte; EOI is sent true in Serial Poll Active State. Otherwise, EOI is sent false in SPAS.

 $B_2—$ Enable High Speed Data Transfer: This feature may be enabled when tri-state external transceivers are used. The data transfer rate is limited by T_1 delay time generated in the Source Handshake function, which is defined according to the type of transceivers used. When the "High Speed" feature is enabled, $T_1 = 2$ microseconds is generated for the first byte transmitted after each true to false transition of ATN. For all subsequent bytes, $T_1 = 500~\rm ns.$ Refer to the Internal Counter section for an explanation of T_1 duration as a function of B_2 and of clock frequency.

B₃—Enable Active Low Interrupt: Setting this bit causes the polarity of the INT pin to be reversed, providing an output signal compatible with Intel's MCS-48® Family. Interrupt registers are not affected by this bit.

B₄—Enable RFD Holdoff on GET or DEC: Setting this bit causes RFD to be held false until the "VSCMD" auxiliary command is written after GET, SDC, and DCL commands. This allows the device to hold off the bus until it has completed a clear or trigger similar to an unrecognized command.

PARALLEL POLL PROTOCOL

Writing a 011USP $_3P_2P_1$ into the Auxiliary Mode Register will enable (U = 0) or disable (U = 1) the 8291A for a parallel poll. When U = 0, this command is the "lpe" (local poll enable) local message as defined in IEEE-488. The "S" bit is the sense in which the 8291A is enabled; only if the Parallel Poll Flag ("ist" local message) matches this bit will the Parallel Poll Response, PPR $_N$, be sent true (Response = S + ist). The bits $P_3P_2P_1$ specify which of the eight data lines PPR $_N$ will be sent over. Thus, once the 8291A has been configured for Parallel Poll, whenever it senses both EOI and ATN true, it will automatically compare its PP flag with the sense bit and send PPR $_N$ true or false according to the comparison.

If a PP2* implementation is desired, the "Ipe" and "ist" local messages are all that are needed. Typically, the user will configure the 8291A for Parallel Poll immediately after initialization. During normal operation the microprocessor will set or clear the Parallel Poll Flag (ist) according to the device's need for service. Consequently the 8291A will be set up to give the proper response to IDY (EOI * ATN) without directly involving the microprocessor.

If a PP1* implementation is desired, the undefined command features of the 8291A must be used. In PP1, the 8291A is indirectly configured for Parallel Poll by the active controller on the GPIB. The sequence at the 8291A being enabled or disabled remotely is as follows:

- The PPC message is received and is loaded into the Command Pass Through Register as an undefined command. A CPT Interrupt is sent to the microprocessor; the handshake is automatically held off.
- The microprocessor reads the CPT Register and sends VSCMD to the 8291A, releasing the handshake
- Having recieved an undefined primary command, the 8291A is set up to receive an undefined secondary command (the PPE or PPD message).
 This message is also received into the CPT Register, the handshake is held off, and the CPT interrupt is generated.
- 4. The microprocessor reads the PPE or PPD message and writes the command into the Auxiliary Mode Register (bit 7 should be cleared first). Finally, the microprocessor sends VSCMD and the handshake is released.

NOTE:

*As defined in IEEE Standard 488.



End of Sequence (EOS) Register

EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0

EOS REGISTER

The EOS Register and its features offer an alternative to the "Send EOI" auxiliary command. A seven or eight bit byte (ASCII or binary) may be placed in the register to flag the end of a block or read. The type of EOS byte to be used is selected in Auxiliary Register bit A_4 .

If the 8291A is a listener, and the "End on EOS Received" is enabled with bit A_2 , then an END interrupt is generated in the Interrupt Status 1 Register whenever the byte in the Data-In Register matches the byte in the EOS Register.

If the 8291A is a talker, and the "Output EOI on EOS Sent" is enabled with bit A_3 , then the EOI line is sent true with the next byte whenever the contents of the Data Out Register match the EOS register.

Reset Procedure

The 8291A is reset to an initialization state either by a pulse applied to its Reset pin, or by a reset auxiliary command (02H written into the Auxiliary Command Register). The following conditions are caused by a reset pulse (or local reset command):

- A "pon" local message as defined by IEEE-488 is held true until the initialization state is released.
- The Interrupt Status Registers are cleared (not Interrupt Enable Registers).
- 3. Auxiliary Registers A and B are cleared.
- 4. The Serial Poll Mode Register is cleared.
- 5. The Parallel Poll Flag is cleared.
- The EOI bit in the Address Status Register is cleared.
- 7. N_F in the Internal Counter is set to 8 MHz. This setting causes the longest possible T_1 delay to be generated in the Source Handshake (16 μ s for 1 MHz clock).
- 8. The rdy local message is sent.

The initialization state is released by an "immediate execute pon" command (00H written into the Auxiliary Command Register).

The suggested initialization sequence is:

 Apply a reset pulse or send the reset auxiliary command.

- Set the desired initial conditions by writing into the Interrupt Enable, Serial Poll Mode, Address Mode, Address 0/1, and EOS Registers. Auxiliary Registers A and B, and the internal counter should also be initialized.
- Send the "immediate execute pon" auxiliary command to release the initialization state.
- 4. If a PP2 Parallel Poll implementation is to be used the "lpe" local message may be sent, enabling the 8291A for a Parallel Poll Response on an assigned line. (Refer to the section on Parallel Poll Protocol.)

Using DMA

The 8291A may be connected to the Intel® 8237 or 8257 DMA Controllers or the 8089 I/O Processor for DMA operation. The 8237 will be used to refer to any DMA controller. The DREQ pin of the 8291A requests a DMA byte transfer from the 8237. It is set by BO or BI flip flops, enabled by the DMAO and DMAI bits in the Interrupt Enable 2 Register. (After reading, the INT1 register BO and BI interrupts will be cleared but not BO and BI in DREQ equation.)

The \overline{DACK} pin is driven by the 8237 in response to the DMA request. When \overline{DACK} is true (active low) it sets $\overline{CS}=RS0=RS1=RS2=0$ such that the \overline{RD} and \overline{WR} signals sent by the 8237 refer to the Data In and Data Out Registers. Also, the DMA request line is reset by \overline{DACK} ($\overline{RD}+\overline{WR}$).

DMA input sequence:

- A data byte is accepted from the GPIB by the 8291A.
- 2. A BI interrupt is generated and DREQ is set.
- DACK and RD are driven by the 8237, the contents of the Data In Register are transferred to the system bus, and DREQ is reset.
- 4. The 8291A sends RFD true on the GPIB and proceeds with the Acceptor Handshake protocol.


DMA output sequence:

- A BO interrupt is generated (indicating that a byte should be output) and DREQ is asserted.
- DACK and WR are driven by the 8237, a byte is transferred from the MCS bus into the Data Out Register, and DREQ is reset.
- The 8291A sends DAV true on the GPIB and proceeds with the Source Handshake protocol.

It should be noted that each time the device is addressed (MTA + MLA + ton + Ion), the Address Status Register should be read, and the 8237 should be initialized accordingly. (Refer to the 8237 or 8257 Data Sheets.)

If polling is used to determine the 8291A's service needs, the CPU must poll the INT bit in the address

enabled during initialization for them to affect the INT status bit. The following flow chart illustrates the recommended polling algorithm.



inses the longest possible T, delay to be the Source Handsheke (18 µs for 1 should be output) and OREQ is asserted should be not the M.S. bus into the Data the point command (00H written into the mand Register).

It should be noted that each time the GPIB and present pulse or send the reset auxiliary the factor of the 8237 and the 8237 and the 8237 and Data Sheets.)

System Configuration

MICROPROCESSOR BUS CONNECTION

The 8291A is 8048/49, 8051, 8080/85, and 8086/88 compatible. The three address pins (RS₀, RS₁, and RS₂) should be connected to the non-multiplexed address bus (for example: A₈, A₉, A₁₀). In case of 8080, any address lines may be used. If the

three lowest address bits are used (A_0, A_1, A_2) , then they must be demultiplexed first.

EXTERNAL TRANSCEIVERS CONNECTION

The 8293 GPIB Transceiver interfaces the 8291A directly to the IEEE-488 bus. The 8291A and two 8293's can be configured as a talker/listener (see Figure 6) or with the 8292 as a talker/listener/controller (see Figure 7). Absolutely no active or passive external components are required to comply with the complete IEEE-488 electrical specification.




Figure 6. 8291A and 8293 System Configuration




Figure 7. 8291A, 8292, and 8293 System Configuration



Start-Up Procedures

The following section describes the steps needed to initialize a typical 8291A system implementing a talker/listener interface and an 8291A/8292 system implementing a talker/listener/controller interface.

TALKER/LISTENER SYSTEM

Assume a general system configuration with the following features: (i) Polled system interface; (ii) Mode 1 addressing; (iii) same address for talker and listener; (iv) ASCII carriage return as the end-of-sequence (EOS) character; (v) EOI sent true with the last byte; and, (vi) 8 MHz clock.

Initialization. Initialization is accomplished with the following steps:

- 1. Pulse the RESET input or write 02H to the Auxiliary Mode Register.
- 2. Write 00H to the Interrupt Enable Registers 1 and 2. This disables interrupt and DMA.
- Write 01H to the Address Mode Register to select Mode 1 addressing.
- 4. Write 28H to the Auxiliary Mode Register. This loads 8H to the Auxiliary Register A matching the 8 MHz clock input to the internal T1 delay counter to generate the delay meeting the IEEE spec.
- 5. Write the talker/listener address to the Address 0/1 register. The three most significant bits are
- Write an ASCII carriage return (0DH) to the EOS register.
- 7. Write 84H to the Auxiliary Mode Register to allow EOI to be sent true when the EOS character is sent.
- 8. Write 00H to the Auxiliary Mode Register. This writes the "Immediate Execute pon" message and takes the 8291A from the initialization state into the idle state. The 8291A will remain idle until the controller initiates some activity by driving ATN true.

Communication. The local CPU now polls the 8291A to determine which controller command has been received.

The controller addresses the 8291A by driving \overline{ATN} , placing MLA (My Listen Address) on the bus and driving \overline{DAV} . If the lower five bits of the MLA message match the address programmed into the Address 0/1 register, the 8291A is addressed to listen. It would be addressed to talk if the controller sent the MTA message instead of MLA.

The ADSC bit in the Interrupt Status 2 Register indicates that the 8291A has been addressed or unaddressed. The TA and LA bits in the Address Status Register indicate whether the 8291A is talker (TA = 1), listener (LA = 1), both (TA = LA = 1) or unaddressed (TA = LA = 0).

If the 8291A is addressed to listen, the local CPU can read the Data-In Register whenever the BI (Byte In) interrupt occurs in the Interrupt Status 1 Register. If the END bit in the same register is also set, either EOI or a data byte matching the pattern in the EOS register has been received.

In the talker mode, the CPU writes data into the Byte-Out Register on BO (Byte Out) true.

TALKER/LISTENER/CONTROLLER SYSTEM

Combined with the Intel 8292, the 8291A executes a complete IEEE-488-1978 controller function. The 8291A talks and listens via the data and handshake lines (NRFD, NDAC and DAV). The 8292 controls four of the five bus management lines (IFC, SRQ, ATN and REN). EOI, the fifth line, is shared. The 8291A drives and receives EOI when EOI is used as an end-of-block indicator. The 8292 drives EOI along with ATN during a parallel poll command.

Once again, assume a general system configuration with the following features: (i) Polled system interface; (ii) 8292 as the system controller and controller-in-charge; (iii) ASCII carriage return (0DH) as the EOS identifier; (iv) EOI sent with the last character; and, (v) an external buffer (8282) used to monitor the TCI line.

Initialization. In order to send a command across the GPIB, the 8292 has to drive ATN, and the 8291A has to drive the data lines. Both devices therefore need initialization.

To initialize the 8292:

 Pulse the RESET input. The 8292 will initially drive all outputs high. TCI, SPI, OBFI, IBFI and CLTH will then go low. The Interrupt Status, Interrupt Mask, Error Flag, Error Mask and Timeout registers will be cleared. The interrupt counter will be disabled and loaded with 255. The 8292 will then monitor the status of the SYC pin. If high, the 8292 will pulse IFC true for at least 100 μs in compliance with the IEEE-488-1978 standard. It will then take control by asserting ĀTN.

To initialize the 8291A, the following is necessary:

 Write 00H to Interrupt Enable registers 1 and 2. This disables interrupt and DMA.



- 2. With the 8292 as the controller-in-charge, it is impossible to address the 8292 via the GPIB. Therefore, the ton or lon modes of the 8291A must be used. To send commands, set the 8291A in the ton mode by writing 80H to the Address Mode Register.
- 3. Write 26H to the Auxiliary Mode Register to match the T1 data settling time to the 6 MHz clock input.
- Write an ASCII carriage return (0DH) to the EOS Register.
- Write 84H to the Auxiliary Mode Register in order to enable "Output EOI on EOS sent" and thus send EOI with the last character.
- Write 00H—Immediate Execute pon—to the Auxiliary Mode Register to put the 8291A in the idle state.

Communication. Since the 8291A is in the ton mode, a BO interrupt is generated as soon as the immediate Execute pon command is written. The CPU writes the command into the Data Out Register, and repeats it on BO becoming true for as many commands as necessary. ATN remains continuously

monitor the status of the SYC pin. If high, the

true unless the GTSB (Go To Standby) command is sent to the 8292.

ATN has to be false in order to send data rather than commands from the controller. To do this, the following steps are needed:

- 1. Enable the TCI interrupt if not already enabled.
- Wait for IBF (Input Buffer Full) in the 8292 Interrupt Status Register to be reset.
- Write the GTSB (F6H) command to the 8292 Command Field Register.
- 4. Read the 8282 and wait for TCI to be true.
- Write the ton (80H) and pon (00H) command to the 8291A Address Mode Register and Auxiliary Mode Registers respectively.
- 6. Wait for the BO interrupt to be set in the 8291A.
- 7. Write the data to the 8291A Data-Out Register.

Identically, the user could command the controller to listen rather than talk. To do that, write Ion (40H) instead of ton into the Address Mode Register. Then wait for BI rather than BO to go true. Read the data Register.

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

*Notice: Stresses above triose listed under Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to 70°C (Commercial)

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	- to
VIH	Input High Voltage	2	V _{CC} + 0.5	٧	
VOL	Output Low Voltage	ATAO U	0.45	V	1 _{OL} = 2 mA (4 mA for TR1 pin)
VOH	Output High Voltage	2.4		٧	$I_{OH} = -400 \mu\text{A} (-150 \mu\text{A} \text{for SRQ pin})$
V _{OH-INT}	Interrupt Output High Voltage	2.4 3.5		V V	I _{OH} = -400 μA I _{OH} = -50 μA
I _I L	Input Leakage		10	μΑ	V _{IN} = 0V to V _{CC}
IOFL	Output Leakage Current		±10	μΑ	$V_{OUT} = 0.45V, V_{CC}$
Icc	V _{CC} Supply Current		120	mA	$T_A = 0$ °C


A.C. CHARACTERISTICS V_{CC} = 5V ± 10%, T_A = 0°C to 70°C (Commercial)

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AR}	Address Stable Before READ	0		ns	- ual - a-
t _{RA}	Address Hold After READ	0	/	ns	DATA BUS TRAINE
t _{RR}	READ Width	140	Married Street, or other Street, or othe	ns	(A) ATACH
t _{AD}	Address Stable to Data Valid		250	ns	
t _{RD}	READ to Data Valid		100	ns	
tRDF	Data Float After READ	0	60	ns	AMC
t _{AW}	Address Stable Before WRITE	0		ns	
t _{WA}	Address Hold After WRITE	0			
tww	WRITE Width	170		ns	93/0
t _{DW}	Data Set Up Time to the Trailing Edge of WRITE	130		ns	
twD	Data Hold Time After WRITE	0		ns	TOTAL TOTAL
t _{DKDR4}	RD ↓ or WR ↓ to DREQ ↓		130	ns	
t _{DKDA6}	RD ↓ to Valid Data (D ₀ -D ₇)		200	ns	$\overline{DACK} \downarrow \text{ to } \overline{RD} \downarrow 0 \le t \le 50 \text{ ns}$




WAVEFORMS A second evodes assessed a solitol/


READ




WRITE




DMA



A.C. TIMING MEASUREMENT POINTS AND LOAD CONDITIONS





GPIB TIMINGS(1)

Symbol	Parameter	Max vino	Units	Test Conditions
TEOT13(2)	EOI↓ to TR1↑	135	ns	PPSS, ATN = 0.45V
TEOD16	EOI ↓ to DIO Valid	155	ns	PPSS, ATN = 0.45V
TEOT12	EOI↑ to TR1↓	155	ns	PPSS, ATN = 0.45V
TATND4	ATN ↓ to NDAC ↓ 8	155 no.t	ns	TACS, AIDS
TATT14	ATN ↓ to TR1 ↓	155 est	ns	TACS, AIDS
TATT24	ATN ↓ to TR2 ↓	155 diw	meinsno	TACS, AIDS
TDVND3-C	DAV ↓ to NDAC↑	650	ns	AH, CACS
TNDDV1	NDAC ↑ to DAV ↑	350	ns	SH, STRS
TNRDR1	NRFD↑ to DREQ↑	400	ns	SISH SI SIROJ IEVEJ
TDVDR3	DAV ↓ to DREQ↑	600	AC ns	AH, LACS, ATN = 2.4V
TDVND2-C	DAV ↑ to NDAC ↓	350	ns	AH, LACS
TDVNR1-C	DAV ↑ to NRFD ↑	350	Advins	AH, LACS, rdy = True
TRDNR3	RD ↓ to NRFD↑	500	ns	AH, LACS
TWRD15	WR ↑ to DIO Valid	280	ns	SH, TACS, RS = 0.4V
TWREO5	WR ↑ to EOI Valid	350	ns	SH, TACS
TWRDV2	WR↑ to DAV↓	830 + t _{SYNC}	ns	High Speed Transfers Enabled, N _F = f _C , t _{SYNC} = ½•f _C

 All GPIB timings are at the pins of the 8291A.
 The last number in the symbol for any GPIB timing parameter is chosen according to the transition directions of the reference signals. The following table describes the numbering scheme.

↑ to ↑	1
↑ to ↓	2 17
↓ to ↑	3
↓ to ↓	4
↑ to VALID	5
↓ to VALID	6

intel

APPENDIX A

MODIFIED STATE DIAGRAMS

Figure A-1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:

- A. The 8291A supports the complete set of IEEE-488 interface functions except for the controller. These include: SH1, AH1, T5, TE5, L3, LE3, SR1, RL1, PP1, DC1, DT1, and C0.
- B. Addressing modes included in T, L state diagrams.

Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the microprocessor (APT interrupt).

C. In these modified state diagrams, the IEEE-488-1978 convention of negative (low true) logic is followed. This should not be confused with the Intel pin- and signal-naming convention based on positive logic. Thus, while the state diagrams below carry low true logic, the signals described elsewhere in this data sheet are consistent with Intel notation and are based on positive logic.

		Conve	ention
Level	Logic	IEEE-488	Intel
0	A TINTA	DAV	DAV
1	F	DAV	DAV
0	T	NDAC	NDAC
1	Burt F ybn.	NDAC	NDAC
0	T	NRFD	NRFD
1	F	NRFD	NRFD

Consider the condition when the Not-Ready-For-Data signal (pin 37) is active. Intel indicates this active low signal with the symbol \overline{NRFD} (V_{OUT} \leq V_{OL} for AH; V_{IN} \leq V_{IL} for SH). The IEEE-488-1978 Standard, in its state diagrams, indicates the active state of this signal (True condition) with NRFD.

- D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.
- E. The symbol



indicates:

- 1. When event X occurs, the function returns to state S.
- 2. X overrides any other transition condition in the function.

Statement 2 simplifies the diagram, avoiding the explicit use of X to condition all transitions from S to other states.





Figure A-1. 8291A State Diagrams











Figure A-1. 8291A State Diagrams (Continued)









Figure A-1. 8291A State Diagrams (Continued)

3-28











Figure A-1. 8291A State Diagrams (Continued)







GIL TADS

APPENDIX B

Table B-1. IEEE 488 Time Values

Time Value Identifier(1)	Function (Applies to)	Description	Value		
T ₁	SH	Settling Time for Multiline Messages	$\geq 2 \mu s(2)$		
to	LC, IC, SH, AH, T, L	Response to ATN	≤ 200 ns		
T ₃	AH	Interface Message Accept Time(3)	> 0(4)		
t ₄	T, TE, L, LE, C, CE	Response to IFC or REN False	< 100 µs		
7 t ₅	PP	Response to ATN + EOI	≤ 200 ns		
T ₆	C	Parallel Poll Execution Time	≥ 2 µs		
T ₇	C	Controller Delay to Allow Current Talker	≥ 500 ns		
		to see ATN Message			
T ₈	C	Length of IFC or REN False	> 100 µs		
T ₉	C	Delay for EOI(5)	$\geq 1.5 \mu s(6)$		

NOTES:

- 1. Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.
- 2. If three-state drivers are used on the DIO, DAV, and EOI lines, T₁ may be:
- 1. ≥ 1100 ns.
- 2. Or ≥ 700 ns if it is known that within the controller ATN is driven by a three-state driver.
- 3. Or \geq 500 ns for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2).
- 4. Or ≥ 350 ns for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.
- 3. Time required for interface functions to accept, not necessarily respond to interface messages.
- 4. Implementation dependent.
- 5. Delay required for EOI, NDAC, and NRFD signal lines to indicate valid states.
- 6. ≥ 600 ns for three-state drivers.

intel

APPENDIX C THE THREE-WIRE HANDSHAKE




Figure C-1. 3-Wire Handshake Timing at 8291A



8292 GPIB CONTROLLER

- Complete IEEE Standard 488 Controller Complete Implem Function Control Protocol
- Interface Clear (IFC) Sending Capability

 Allows Seizure of Bus Control and/or
 Initialization of the Bus
- Responds to Service Requests (SRQ)
- Sends Remote Enable (REN), Allowing Instruments to Switch to Remote Control
- Complete Implementation of Transfer Control Protocol
- Synchronous Control Seizure Prevents the Destruction of Any Data
 Transmission in Progress
- Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller

The 8292 GPIB Controller is a microprocessor-controlled chip designed to function with the 8291 GPIB Talk-er/Listener to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a preprogrammed Intel® 8041A.






Table 1. Pin Description

Symbol	Pin Number	Туре	Name and Function
IFCL	1.	(Figo	IFC RECEIVED (LATCHED): The 8292 monitors the IFC Line (when not system controller) through this pin.
X ₁ , X ₂		an tri A In Prog	CRYSTAL INPUTS: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
RESET	107 43 125	ta eht d	RESET: Used to initialize the chip to a known state during power on.
CS	lard 6 88 li	melig 3 noolis	CHIP SELECT INPUT: Used to select the 8292 from other devices on the common data bus.
RD	8	1	READ ENABLE: Allows the master CPU to read from the 8292.
	t 628 9 dr du anelej contr	0.00	ADDRESS LINE: Used to select between the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations.
WR	10	1	WRITE ENABLE: Allows the master CPU to write to the 8292.
SYNC	11	0	SYNC: 8041A instruction cycle synchronization signal; it is an output clock with a frequency of XTAL ÷ 15.
D ₀ -D ₇	12-19	1/0	DATA: 8 bidirectional lines used for communication between the central processor and the 8292's data bus buffers and status register.
V _{SS}	7, 20	P.S.	GROUND: Circuit ground potential.
SRQ	21	1 350	SERVICE REQUEST: One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated.
ATNI	22	5 P) 2 TERRO	ATTENTION IN: Used by the 8292 to monitor the GPIBATN control line. If is used during the transfer control procedure.
IFC	23	1/0	INTERFACE CLEAR: One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state.
SYC	24	9 9	SYSTEM CONTROLLER: Monitors the system controller switch.
CLTH OM C	27	0	CLEAR LATCH: Used to clear the IFCR latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when IFCR is recognized by the 8292.
ATNO	29	0	ATTENTION OUT: Controls the ATN control line of the bus through external logic for tcs and tca procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.)
Vcc	5, 26, 40	P.S.	VOLTAGE: +5V supply input ±10%.
COUNT MYA CANADA	29 to 20 to	Dag Dag Dag	EVENT COUNT: When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled once per three internal instruction cycles (7.5 μsec sample period when using 5 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block counting when connected to the EOI.
REN	38	0	REMOTE ENABLE: The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus signal selects remote or local control of the device on the bus. A GPIB bus management line, as defined by IEEE Std. 488-1978.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	ber of books register bank for the sale. Note and Function is seried. The E. Name and Function is seried.							
DAV Session	937 69	1/0	DATA VALID: Used during parallel poll to force the 8291 to accept the parallel poll status bit. It is also used during the tcs procedure.							
BFI mmoo	36	ine type	INPUT BUFFER NOT FULL: Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register.							
OBFI egr	36	Oller Swift	OUTPUT BUFFER FULL: Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.							
EO12	34 and 8	tch OVIs che had no the is cleared	END OR IDENTIFY: One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll.							
SPI	33	0	SPECIAL INTERRUPT: Used as an interrupt on events not initiated by the central processor.							
TCI OR2 0	32	NO OBI	TASK COMPLETE INTERRUPT: Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer.							
CIC set eldsne ofT. atgune	31 at beeu at IOT b	O Register is	CONTROLLER IN CHARGE: Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus.							

FUNCTIONAL DESCRIPTION

The 8292 is an Intel 8041A which has been programmed as a GPIB Controller Interface element. It is used with the 8291 GPIB Talker/Listener and two 8293 GPIB Transceivers to form a complete IEEE-488 Bus Interface for a microprocessor. The electrical interface is performed by the transceivers, data transfer is done by the talker/listener, and control of the bus is done by the 8292. Figure 3 is a typical controller interface using Intel's GPIB peripherals.




Figure 3. Talker/Listener/Controller Configuration

purpose register bank for the 8292. Most of these registers (except for the interrupt flag) can be accessed through commands to the 8292. Table 2 identifies the registers used by the 8292 and how they are accessed.

Interrupt Status Register

SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF
D ₇	Holden	lstine:	0 0 11				D ₀

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with An high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBFI and IBFI).

- OBF Output Buffer Full. A byte is waiting to be read by the microprocessor. This flag is cleared when the output data bus buffer is read.
- Input Buffer Full. The byte previously written by the microprocessor has not been read yet by the 8292. If another byte is written to the 8292 before this flag clears, data will be lost. IBF is cleared when the 8292 reads the data byte.
- IFCR Interface Clear Received. The GPIB system controller has set IFC. The 8292 has become idle and is no longer is charge of the bus. The flag is cleared when the IACK command is issued.

- The internal RAM in the 8041A is used as a special EV Event Counter Interrupt. The requested number of blocks of data byte has been transferred. The EV interrupt flag is cleared by the IACK command.
 - SRQ Service Request. Notified the 8292 that a service request (SRQ) message has been received. It is cleared by the IACK command.
 - ERR Error occurred. The type of error can be determined by reading the error status register. This interrupt flag is cleared by the IACK com-
 - SYC System Controller Switch Change. Notifies the processor that the state of the system controller switch has changed. The actual state is contained in the GPIB Status Register. This flag is cleared by the IACK com-

Interrupt Mask Register

2/14/16	SPI	TCI	SYC	OBFI	ĪBFI	0	SRQ
D ₇	FT PEARS	THE REAL PROPERTY.					Do

The Interrupt Mask Register is used to enable features and to mask the SPI and TCI interrupts. The flags in the Interrupt Status Register will be active even when masked out. The Interrupt Mask Register is written when An is low and reset by the RINM command. When the register is read, D₁ and D₇ are undefined. An interrupt is enabled by setting the corresponding register bit.

SRQ Enable interrupts on SRQ received.

IBFI Enable interrupts on input buffer empty.

OBFI Enable interrupts on output buffer full.

Table 2, 8292 Registers

INTERRUPT STATUS						A ₀	INTERRUPT MASK								Ao		
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF	1	1	SPI	TCI	SYC	OBFI	ĪBFĪ	0	SRQ	0
D ₇	ERROR FLAG						D ₀		D ₇			ERROF	MASK			D ₀	
X	X	USER	X	X	TOUT ₃	TOUT ₂	TOUT ₁	0*	0	0	USER	0	. 0	TOUT ₃	TOUT ₂	TOUT:	0
		CON	ITROLL	ER STA	TUS						C	OMMAI	ND FIEL	.D			
CSBS	CA	×	X	SYCS	IFC	REN	SRQ	0*	1	1	1	OP	С	С	C	С	1
		GF	PIB (BU	S) STATI	JS	2 resilia					E	VENT C	OUNTE	R			
REN	DAV	EOI	X	SYC	IFC	ANTI	SRQ	0*	D	D	D	D	D	D	D	D	0
		EVEN	T COU	NTER ST	ATUS					-		TIME	OUT				
D	D	D	D	D	D	D	D	0*	D	D	D	D	D	D	D	D	0
		TI	ME OU	TSTATL	IS										1041		
D	D	D	D	D	D	D	D	0*	NOTE:	These r	egisters a	re acces	ssed by	a special	utility		

SYC Enable interrupts on a change in the system controller switch.

TCI Enable interrupts on the task completed.

SPI Enable interrupts on special events.

NOTE:

The event counter is enabled by the GSEC command, the error interrupt is enabled by the error mask register, and IFC cannot be masked (it will always cause an interrupt).

Controller Status Register

CSBS	CA	ncXon	WX S	SYCS	IFC :	REN	SRQ
D ₇	101 2	sud eas	streume	S CAPIES	oltelas	SUIT N	D ₀

The Controller Status Register is used to determine the status of the controller function. This register is accessed by the RCST command.

SRQ Service Request line active (CSRS).

REN Sending Remote Enable.

IFC Sending or receiving interface clear.

SYCS System Controller Switch Status (SACS).

CA Controller Active (CACS + CAWS + e of CSWS). I live \$055 ent agent tone ent also

CSBS Controller Stand-by State (CSBS, CA) = (0,0)—Controller Idle.

GPIB Bus Status Register

REN	DAV	EOI	X	SYC	IFC	ATNI	SRQ
D ₇	nelmuc	no arii	,19	luanoo	ctive	s erit a	Do

This register contains GPIB bus status information. It can be used by the microprocessor to monitor and manage the bus. The GPIB Bus Register can be read using the RBST command.

Each of these status bits reflect the current status of the corresponding pin on the 8292.

SRQ Service Request

ATNI Attention In

Interface Clear of the second IFC

SYC System Controller Switch

End or Identify EOI

DAV Data Valid agg and beammon and to be and

REN Remote Enable 1976 S 28 benugaroo viauo

parallet poll response (PPR) byte into its **Event Counter Register**

	179	Cold Sections	A STATE OF THE STATE OF	1-1507501-7.55	AA INVESTIG			
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	l

The Event Counter Register contains the initial value for the event counter. The counter can count pulses on pin 39 of the 8292 (COUNT). It can be connected to EOI or NDAC to count blocks or bytes respectively during standby state. A count of zero equals 256. This register cannot be read, and is written using the WEVC command.

Event Counter Status Register

	Contract to	Activities have	The state of the	L. Johnson L. T.		al decrease the		
The second second	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀

This register contains the current value in the event counter. The event counter counts back from the initial value stored in the Event Counter Register to zero and then generates an Event Counter Interrupt. This register cannot be written and can be read using a REVC command.

Time Out Register

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

The Time Out Register is used to store the time used for the time out error function. See the individual timeouts (TOUT1, 2, 3) to determine the units of this counter. This Time Out Register cannot be read, and it is written with the WTOUT command.

Time Out Status Register

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	

This register contains the current value in the time out counter. The time out counter decrements from the original value stored in the Time Out Register. When zero is reached, the appropriate error interrupt is generated. If the register is read while none of the time out functions are active, the register will contain the last value reached the last time a function was active. The Time Out Status Register cannot be written, and it is read with RTOUT command.

Error Flag Register

X	X	USER	X	X	TOUT ₃	TOUT ₂	TOUT ₁
and I	4).	nd) hd 9	0 91	th vic	i bortaiugi	anda distil	immos la

Four errors are flagged by the 8292 with a bit in the Error Flag Register. Each of these errors can be masked by the Error Mask Register. The Error Flag Register cannot be written, and it is read by the IACK command when the error flag in the Interrupt Status Register is set.

TOUT1 Time Out Error 1 occurs when the current controller has not stopped sending ATN after receiving the TCT message for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t_{CY}. After flagging the error, the 8292 will remain in a loop trying to take control until the current controller stops send-



ing ATN or a new command is written by the microprocessor. If a new command is written, the 8292 will return to the loop after executing it.

TOUT2 Time Out Error 2 occurs when the transmission between the addressed talker and listener has not started for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 45 t_{CY}. This feature is only enabled when the controller is in the CSBS state.

TOUT3 Time Out Error 3 occurs when the handshake signals are stuck and the 8292 is not succeeding in taking control synchronously for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t_{CY}. The 8292 will continue checking ATNI until it becomes true or a new command is received. After performing the new command, the 8292 will return to the ATNI checking loop.

USER User error occurs when request to assert IFC or REN was received and the 8292 was not the system controller.

Error Mask Register

0	0	USER	0	0	TOUT3	TOUT ₂	TOUT ₁
D ₇							D ₀

The Error Mask Register is used to mask the interrupt from a particular type of error. Each type of error interrupt is enabled by setting the corresponding bit in the Error Mask Register. This register can be read with the RERM command and written with A_0 low.

Command Register as I and berlosen outev test ent

oe with	TOTAL STATE	OP	С	C	С	C
D ₇						D ₀

Commands are performed by the 8292 whenever a byte is written with A_0 high. There are two categories of commands distinguished by the OP bit (bit 4). The first category is the operation command (OP = 1). These commands initiate some action on the interface bus. The second category is the utility command (OP = 0). These commands are used to aid the communication between the processor and the 8292.

OPERATION COMMANDS

Operation commands initiate some action on the GPIB interface bus. It is using these commands that the control functions such as polling, taking and passing control, and system controller functions are performed.

F0—SPCNI—Stop Counter Interrupts

This command disables the internal counter interrupt so that the 8292 will stop interrupting the master on event counter underflows. However, the counter will continue counting and its contents can still be used

F1—GIDL—Go To Idle

This command is used during the transfer of control procedure while transferring control to another controller. The 8292 will respond to this command only if it is in the active state. ATNO will go high, and CIC will be high so that this 8292 will no longer be driving the ATN line on the GPIB interface bus. TCI will be set upon completion.

The Controller Status Register is used to determine F2—RST—Reset in the controller furnished at the status of the controller furnished at the status of the

This command has the same effect as asserting the external reset on the 8292. For details, refer to the reset procedure described later.

F3—RSTI—Reset Interrupts

This command resets any pending interrupts and clears the error flags. The 8292 will not return to any loop it was in (such as from the time out interrupts).

F4—GSEC—Go To Standby, Enable Counting

The function causes $\overline{\text{ATNO}}$ to go high and the counter will be enabled. If the 8292 was not the active controller, this command will exit immediately. If the 8292 is the active controller, the counter will be loaded with the value stored in the Event Counter Register, and the internal interrupt will be enabled so that when the counter reaches zero, the SPI interrupt will be generated. SPI will be generated every 256 counts thereafter until the controller exits the standby state or the SPCNI command is written. An initial count of 256 (zero in the Event Counter Register) will be used if the WEVC command is not executed. If the data transmission does not start, a TOUT2 error will be generated.

F5—EXPP—Execute Parallel Poll

This command initiates a parallel poll by asserting EOI when ATN is already active. TCI will be set at the end of the command. The 8291 should be previously configured as a listener. Upon detection of DAV true, the 8291 enters ACDS and latches the parallel poll response (PPR) byte into its data in register. The master will be interrupted by the 8291 BI interrupt when the PPR byte is available. No interrupts except the $\overline{\rm IBFI}$ will be generated by the 8292. The 8292 will respond to this command only when it is the active controller.



F6—GTSB—Go To Standby

If the 8292 is the active controller, ATNO will go high then TCI will be generated. If the data transmission does not start, a TOUT2 error will be generated.

F7—SLOC—Set Local Mode

If the 8292 is the system controller, then REN will be asserted false and TCI will be set true. If it is not the system controller, the User Error bit will be set in the Error Flag Register.

F8—SREM—Set Interface To Remote Control

This command will set REN true and TCI true if this 8292 is the system controller. If not, the User Error bit will be set in the Error Flag Register.

F9—ABORT—Abort All Operation, Clear Interface

This command will cause IFC to be asserted true for at least 100 μ sec if this 8292 is the system controller. If it is in CIDS, it will take control over the bus (see the TCNTR command).

FA—TCNTR—Take Control

The transfer of control procedure is coordinated by the master with the 8291 and 8292. When the master receives a TCT message from the 8291, it should issue the TCNTR command to the 8292. The following events occur to take control:

- 1) The 8292 checks to see if it is in CIDS, and if not, it exits.
- 2) Then ATNI is checked until it becomes high. If the current controller does not release ATN for the time specified by the Time Out Register, then a TOUT1 error is generated. The 8292 will return to this loop after an error or any command except the RST and RSTI commands.
- 3) After the current controller releases ATN, the 8292 will assert ATNO and CIC low.
- 4) Finally, the TCI interrupt is generated to inform the master that it is in control of the bus.

FC—TCASY—Take Control Asynchronously

TCAS transfers the 8292 from CSBS to CACS independent of the handshake lines. If a bus hangup is detected (by an error flag), this command will force the 8292 to take control (asserting ATN) even if the AH function is not in ANRS (Acceptor Not Ready State). This command should be used very carefully since it may cause the loss of a data byte. Normally, control should be taken synchronously. After check-

ing the controller function for being in the CSBS (else it will exit immediately), ATNO will go low, and a TCI interrupt will be generated.

FD—TCSY—Take Control Synchronously

There are two different procedures used to transfer the 8292 from CSBS to CACS depending on the state of the 8291 in the system. If the 8291 is in "continuous AH cycling" mode (Aux. Reg. A0 = A1 = 1), then the following procedures should be followed:

- 1) The master microprocessor stops the continuous AH cycling mode in the 8291;
- 2) The master reads the 8291 Interrupt Status 1 Register;
- If the END bit is set, the master sends the TCSY command to the 8292;
- 4) If the END bit was not set, the master reads the 8291 Data In Register and then waits for another BI interrupt from the 8291. When it occurs, the master sends the 8292 the TCSY command.

If the 8291 is not in AH cycling mode, then the master just waits for a BI interrupt and then sends the TCSY command. After the TCSY command has been issued, the 8292 checks for $\overline{\text{CSBS}}$. If $\overline{\text{CSBS}}$, then it exits the routine. Otherwise, it then checks the DAV bit in the GPIB status. When DAV becomes false, the 8292 will wait for at least 1.5 μsec . (T10) and then $\overline{\text{ATNO}}$ will go low. If DAV does not go low, a TOUT3 error will be generated. If the 8292 successfully takes control, it sets TCI true.

FE-STCNI-Start Counter Interrupts

This command enables the internal counter interrupt. The counter is enabled by the GSEC command.

UTILITY COMMANDS

All these commands are either Read or Write to registers in the 8292. Note that writing to the Error Mask Register and the Interrupt Mask Register are done directly.

E1—WTOUT—Write To Time Out Register

The byte written to the data bus buffer (with $A_0=0$) following this command will determine the time used for the time out function. Since this function is implemented in software, this will not be an accurate time measurement. This feature is enable or disable by the Error Mask Register. No interrupts except for the $\overline{\mbox{IBFI}}$ will be generated upon completion.



E2—WEVC—Write To Event Counter

The byte written to the data bus buffer (with $A_0=0$) following this command will be loaded into the Event Counter Register and the Event Counter Status for byte counting of EOI counting. Only $\overline{\text{IBFI}}$ will indicate completion of this command.

E3—REVC—Read Event Counter Status

This command transfers the contents of the Event Counter into the data bus buffer. A TCl is generated when the data is available in the data bus buffer.

E4—RERF—Read Error Flag Register

This command transfers the contents of the Error Flag Register into the data bus buffer. A TCl is generated when the data is available.

E5-RINM-Read Interrupt Mask Register

This command transfers the contents of the Interrupt Mask Register into the data bus buffer. This register is available to the processor so that it does not need to store this information elsewhere. A TCI is generated when the data is available in the data bus buffer.

E6—RCST—Read Controller Status Register

This command transfers the contents of the Controller Status Register into the data bus buffer and a TCI interrupt is generated.

E7—RBST—Read GPIB Bus Status Register

This command transfers the contents of the GPIB Bus Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

E9—RTOUT—Read Time Out Status Register

This command transfers the contents of the Time Out Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

EA—RERM—Read Error Mask Register

This command transfers the contents of the Error Mask Register to the data bus buffer so that the processor does not need to store this information elsewhere. A TCI interrupt is generated when the data is available.

Interrupt Acknowledge

SYC	20	ERR	SRQ	EV	1	IFCR	1	a1 1
D ₇	imi	la trans	the da	ned. f	190	vill be ge	N-101	Do

Each named bit in an Interrupt Acknowledge (IACK) corresponds to a flag in the Interrupt Status Register. When the 8292 receives this command, it will clear the SPI and the corresponding bits in the Interrupt Status Register. If not all the bits were cleared, then the SPI will be set true again. If the error flag is not acknowledged by the IACK command, then the Error Flag Register will be transferred to the data bus buffer, and a TCI will be generated.

NOTE:

XXXX1X11 is an undefined operation or utility command, so no conflict exists between the IACK operation and utility commands.

SYSTEM OPERATION

8292 To Master Processor Interface

Communication between the 8292 and the Master Processor can be either interrupt based communication or based upon polling the interrupt status register in predetermined intervals.

Interrupt Based Communication

Four different interrupts are available from the 8292:

OBFI Output Buffer Full Interrupt

IBFI Input Buffer Not Full Interrupt

TCI Task Completed Interrupt

SPI Special Interrupt

Each of the interrupts is enabled or disabled by a bit in the interrupt mask register. Since OBFI and IBFI are directly connected to the OBF and IBF flags, the master can write a new command to the input data bus buffer as soon as the previous command has been read.

The TCI interrupt is useful when the master is sending commands to the 8292. The pending TCI will be cleared with each new command written to the 8292. Commands sent to the 8292 can be divided into two major groups:

- 1) Commands that require response back from the 8292 to the master, e.g., reading register.
- Commands that initiate some action or enable features but do not require response back from the 8292, e.g., enable data bus buffer interrupts.



With the first group, the TCI interrupt will be used to indicate that the required response is ready in the data bus buffer and the master may continue and read it. With the second group, the interrupt will be used to indicate completion of the required task, so that the master may send new commands.

The SPI should be used when immediate information or special events is required (see the Interrupt Status Register).

"Polling Status" Based Communication

When interrupt based communication is not desired, all interrupts can be masked by the interrupt mask register. The communication with the 8292 is based upon sequential poll of the interrupt status register. By testing the OBF and IBF flags, the data bus buffer status is determined while special events are determined by testing the other bits.

Receiving IFC

The IFC pulse defined by the IEEE-488 standard is at least 100 $\mu sec.$ In this time, all operation on the bus should be aborted. Most important, the current controller (the one that is in charge at that time) should stop sending ATN or EOI. Thus, IFC must externally gate $\overline{\text{CIC}}$ (controller in charge) and $\overline{\text{ATNO}}$ to ensure that this occurs.

Reset and Power Up Procedure

After the 8292 has been reset either by the external reset pin, the device being powered on, or a RST command, the following sequential events will take place:

- 1) All outputs to the GPIB interface will go high (SRQ, ATNI, IFC, SYC, CLTH, ATNO, CIC, TCI, SPI, EOI, OBFI, IBFI, DAV, REV).
- 2) The four interrupt outputs (TCI, SPI, OBFI, IBFI) and CLTH output will go low.
- 3) The following registers will be cleared:

Interrrupt Status

Interrupt Mask

Error Flag

Erorr Mask

Time Out

Event Counter (= 256), counter is disabled.

4) If the 8292 is the system controller, and ABORT command will be executed, the 8292 will become the controller in charge, and it will enter the CACS state.

If it is not the system controller, it will remain in CIDS.

System Configuration

The 8291 and 8292 must be interfaced to an IEEE-488 bus meeting a variety of specifications including drive capability and loading characteristics. To interface the 8291 and the 8292 without the 8293's, several external gates are required, using a configuration similar to that used in Figure 5.




Figure 4. 8291 and 8292 System Configuration




Figure 5. 8291, 8292, and 8293 System Configuration

ABSULUTE MAXIMUM DATINGS

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature65	°C to +150°C
Voltage to Any Pin with Respect to Ground	.0.5V to +7V
Power Dissipation	1.5 Watt

lute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{SS} = 0V$: 8292, $V_{CC} = \pm 5V \pm 10\%$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IL1}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	-0.5	0.8	٧	11.14 lar
V _{IL2}	Input Low Voltage (X ₁ , X ₂ , RESET)	-0.5	06	٧	MICHOPROCERSON TO THE
V _{IH1}	Input High Voltage (All Except X ₁ , X ₂ , RESET)	2.2	Vcc	٧	
V _{IH2}	Input High Voltage (X ₁ , X ₂ , RESET)	3.8	Vcc	٧	
V _{OL1}	Output Low Voltage (D ₀ -D ₇)	DIRT	0.45	٧	I _{OL} = 2.0 mA
V _{OL2}	Output Low Voltage (All Other Outputs)		0.45	٧	I _{OL} = 1.6 mA
V _{OH1}	Output High Voltage (D ₀ -D ₇)	2.4		٧	$I_{OH} = -400 \mu A$
V _{OH2}	Output High Voltage (All Other Outputs)	2.4	50	V	$I_{OH} = -50 \mu A$
IIL	Input Leakage Current (COUNT, IFCL, RD, WR, CS, A0	10	±10	μΑ	$V_{SS} \le V_{IN} \le V_{CC}$
loz	Output Leakage Current (D ₀ -D ₇ , High Z State)	88	±10	μΑ	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$
ILI1 or	Low Input Load Current (Pins 21-24, 27-38)	80	0.5	mA	V _{IL} = 0.8V
I _{LI2}	Low Input Load Current (RESET)	10	0.2	mA	$V_{IL} = 0.8V$
Icc	Total Supply Current	08 08	125	mA	Typical = 65 mA
I _{IH}	Input High Leakage Current (Pins 21-24, 27-38)	AW.	100	μΑ	$V_{IN} = V_{CC}$
CIN	Input Capacitance	10.7	10	pF	
C _{I/O}	I/O Capacitance	198	20	pF	NORREDON OR THE

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{SS} = 0V$: 8292, $V_{CC} = \pm 5V \pm 10\%$

DBB READ

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AR}	CS, A ₀ Setup to RD ↓	0		ns	
t _{RA}	CS, A ₀ Hold to RD↑	0		ns	
t _{RR}	RD Pulse Width	250		ns	IOTES:
t _{AD}	CS, A ₀ to Data Out Delay	project	225	ns	C _L = 150 pF
t _{RD}	RD ↓ to Data Out Delay	teerla sheet	225	ns ns	C _L = 150 pF
t _{DF}	RD ↑ to Data Float Delay	and 8293 By	100	a ns	
tcy	Cycle Time	2.5	15	μs	



DBB WRITE

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AW}	CS, A ₀ Setup to WR ↓	0	1	ns	9.54
twA	CS, A ₀ Hold after WR ↑	0	X	ns	"< X
tww	WR Pulse Width	250	1	ns	10-y \
t _{DW}	Data Setup to WR ↑	150	9-085808	ns	manufactures assumed administration of
twp	Data Hold after WR ↓	0	n tol VO.S le eb	ns	ca Logic "I". Timing meas

COMMAND TIMINGS(1, 3)

Code	Name	Execution Time	IBFI ↑	TCI(2)	SPI	ATNO	CIC	ĪFC	REN	EOI	DAV	Comments 10
E1	WTOUT	63	24									
E2	WEVC	63	24	101 Q 21 T	239411	11912				DIUS	10 1214	CRYSTAL OSCILLAT
E3	REVC	7.1	24	51								
E4	RERF	67	24	47				12612	2			
E5	RINM	69	24	49					sHist	9.1		4g 81 ×
E6	RCST	97	24	77						营	-	- FREDENDES XTAE SOCKET, STRAYS
E7	RBST	92	24	72								The state of the s
E8					MALE			SUAY	3			
E9	RTOUT	69	24	49				Na to		中	30 05	ta asu (com)
EA	RERM	69	24	49						-	TRIARY	
F0 8-0	SPCNI	53	24		:37	015	0.	206250				Count Stops after 39
F1	GIOL	88	24	70	ATX	↑61	↑61					NOTE
F2	RST	94	24	00000	↓52	i Bi	1214	VI 8 18	197>	ed bu	orla s	Not System Controller
F2	RST	214	24	192	↓52	↓179	↓174	↓101			-	System Controller
F3	RSTI	61	24									
F4	GSEC	125	24	107		↑98					30	LC OSCILLATOR MC
F5	EXPP	75	24						↓53 ↑59			
F6	GTSB	118	24	100		↑91			The same	1,410	IMON	
F7	SLOC	73	24	55		C		↑46		A.P.	0.28	790 05 Abijah 790 15 Abijah
F8	SREM	91	24	73	15 11	3.8		↓64				
F9	ABORT	155	24	133		↓120	↓115	142				
FA	TCNTR	108	24	86	JAIR	↓71	↓68					
FC	TCAS	92	24	67	r-oas	↓55						NOTES:
FD	TCSY	115	24	91	.190	↓80	to waide	onlbuter	, Ro 0	ately 8	mikore	1.1Cpp = 5-10 pF pin 2. Each 6 should be ap
FE	STCNI	59	24									Starts Count after 43
PIN	RESET	29	_	↓ 7	↓7					44		Not System Controller
×	IACK	116	_		↓73 ↑98							If Interrupt Pending


NOTES:

1. All times are multiples of t_{CY} from the 8041A command interrupt.

2. TCl clears after 7 t_{CY} on all commands.


3. ↑ indicates a level transition from low to high, ↓ indicates a high to low transition.

A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

A.C. TESTING LOAD CIRCUIT



CLOCK DRIVER CIRCUITS


CRYSTAL OSCILLATOR MODE



NOTE:

Crystal series resistance should be $<75\Omega$ at 6 MHz; <180 Ω at 3.6 MHz.


DRIVING FROM EXTERNAL SOURCE



NOTE:

205250-9 Both XTAL1 and XTAL2 should be driven. Resistors to V_{CC} are needed to ensure $V_{IH} = 2.8V$ if TTL circuitry is used.


LC OSCILLATOR MODE






WAVEFORMS

READ OPERATION—DATA BUS BUFFER REGISTER



WRITE OPERATION—DATA BUS BUFFER REGISTER






APPENDIX A THUS BUS ATAG HICITARS TO GASA


The following tables and state diagrams were taken from the IEEE Standard Digital Interface for Programmable Instrumentation, IEEE Std. 488-1978. This document is the official standard for the GPIB bus and can be purchased from IEEE, 345 East 47th St., New York, NY 10017.

C MNEMONICS

Messages		Interface States	
pon = power on rsc = request system control rpp = request parallel poll gts = go to standby.	CIDS CADS CTRS CACS CPWS	= controller idle state = controller addressed state = controller transfer state = controller active state	SUE ATAG (TUSTUD)
tca = take control asynchronously tcs = take control synchronously	CPWS	= controller parallel poll wait state = controller parallel poll state	
sic = send interface clear sre = send remote enable IFC = interface clear	CSBS CSHS CAWS	= controller standby state = controller standby hold state = controller active wait state	
ATN = attention TCT = take control	CSWS CSRS	= controller synchronous wait state = controller service requested state	CS OR AC (SYSTEM'S ACORESS BUSH
bea +	SACS	= controller service not requested state = system control not active state = system control active state = system control remote enable idle stat	
	SRNS SRAS SIIS SINS	 system control remote enable not active system control remote enable active si system control interface clear idle stat system control interface clear not active 	tate succession and
	SIAS (ACDS)	= system control interface clear active st = accept data state (AH function)	tate
DAYA MAY CHANGE	(ANRS)	= acceptor not ready state (AH function) = source delay state (SH function)	
205250-15	STRS	= source transfer state (SH function)	
	(TADS)	= talker addressed state (T function)	



3-49





REMOTE N	MESSAGE CODING	10%								1	-						N.				
		VY.				A			_				e(s) a Valu								
		1.1		C																	
Mnemonic	Message Name		T	L	D							D		176	N						
			Y	A	1							1		R					S		
	/#/ >		PE	S	0	7	6	5	4	3		0		F	AC				RQ		
ACG	Addressed Command Group	1 1		AC	EL ST	-		1	631		100				X				X		
ATN	Attention	1 /		UC											X				X		
DAB	Data Byte	(Notes 1, 9)	M	DD							D	D	X	X	X	()	X	X	X	X
DAC	Data Accepted		11	HS							2		Y	X	0	1,	, ,	v	X	Y	×
DAV	Data Valid			HS							28.				X				X		
DCL	Device Clear			UC								0			X				X		
END	End			ST											X				X		
EOS		(Notes 2, 9)													X				X		
EUS	End of String	(Notes 2, 9)	IVI	טט				5			2		^	٨	^	,	, ,	^	^	٨	^
GET	Group Execute Trigger		M	AC									X	X	X		1	X	X	X	×
GTL	Go to Local			AC								1			X				X		
IDY	Identify			UC											X				X		
IFC	Interface Clear			UC											X				X		
LAG	Listen Address Group			AD											X				X		
LLO	Local Lock Out		M	UC	Y	0	0	1	0	0	0	1			X				X		
MLA	My Listen Address	(Note 3)													X				X		
MITA	NA. Talla Address	(Al-1- ()		40			•		4			1						,			
MTA	My Talk Address	(Note 4)	M	AD	Y	1	0	1	4	3		1	X	X	X		1	X	X	X	X 5
MSA	My Secondary Address	(Note 5)	M	SE	Y	1	1	S	S		S	S	X	X	X)	X	X	X	X
											2										
NUL	Null Byte			DD	0	0	0	0			0				X		()	X	X	X	X
OSA	Other Secondary Address			SE						2000			SCG								
OTA	Other Talk Address			AD									TAG								
PCG	Primary Command Group			-									UCG								-
PPC	Parallel Poll Configure			AC											X				X		
PPE	Parallel Poll Enable	(Note 6)	M	SE	Y	1	1	0	S			P 1	X	X	X	T)	X	X	X	×
PPD §	Parallel Poll Disable	(Note 7)	М	SE	Y	1	1	1	D		D	30	X	X	X)	X	X	X	×
DDD1	Parallal Dall Pagagas 4	//	11	CT	~	V	/	~	4		2		V	~	~	100			V	~	
PPR1	Parallel Poll Response 1			ST											X	13			X		
PPR2	Parallel Poll Response 2			ST											X				X		
PPR3	Parallel Poll Response 3	/ "		ST											X				X		
PPR4	Parallel Poll Response 4	(Note 10)	U	ST											X				X	10030	139
PPR5	Parallel Poll Response 5			ST											X	I.			X		
PPR6	Parallel Poll Response 6			ST										X		3 1			X		
PPR7	Parallel Poll Response 7			ST											X	3			X		
PPR8	Parallel Poll Response 8		U											X		9			X		
PPU	Parallel Poll Unconfigure			UC											X				X		
REN	Remote Enable			UC											X				X		
RFD	Ready for Data	(0.1		HS											X				X		
RQS	Request Service	(Note 9)													X				X		
SCG	Secondary Command Group			SE											X				X		
SDC	Selected Device Clear			AC											X				X		
SPD	Serial Poll Disable		M	UC	Y	0	0	1	1	0	0	1	X	X	X)	X	X	X	X



REMOTE MESSAGE CODING (Continued)

Bus Signal Line(s) and Coding That Asserts the True Value of the Message

			C				TO						013								
Mnemonic	Message Name	T	L	D							D			N	N						
	MCS-85TM, MCS-80TM, MCS-51T	Y	A	19							d	3 83	D	R	D	27	A	E	S	1	R
		P	S	0							0		A	F	A		T	0	R	F	E
	Implements Federal Informatio	E	S	8	7	6	5	4	3	2	1	124	٧	D	C	20.00	N	T	Q	C	N
SPE	Serial Poll Enable	М	UC	Υ	0	0	1	1	0	0	0		X	X	X		1	X	X	X	X
SRQ	Service Request	U	ST	X	X	X	X	X	X	X	X		X	X	X		X	X	1	X	X
STB	Status Byte (Notes 8, 9)	M	ST	S	X	S	S	S	S	S	S		X	X	X		0	X	X	X	X
				8		6	5	4	3	2	1										
TCT	Take Control	M	AC	Y	0	0	0	1	0	0	1		X	X	X		1	X	X	X	X
TAG	Talk Address Group	M	AD	Y	1	0	X	X	X	X	X		X	X	X		13	X	X	X	X
UCG	Universal Command Group	M	UC	Y	0	0	1	X	X	X	X		X	X	X		1	X	X	X	X
UNL	Unlisten beitteda sau fid-88 a grizu	M	1D	Y	0	9	9	90	1	1	1		X	X	X		1	X	X	X	X
UNT	Untalk (Note 11)	M	1D	Y	1	0	1	1	1	1	1		X	X	X		1	X	X	X	X
		200	10,000000			1325 13		13475.3	2201	1.000	319 72	PEG A TO	M.Sary.	17.11	10,193	239099	(1150)			STATE OF THE PARTY.	

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretive

NOTES: 8W vd 28/lyd fid-8 ni A924 art most bas at beneferest are state east and 48 bit year fid-86 art

1. D1-D8 specify the device dependent data bits.

2. E1-E8 specify the device dependent code used to indicate the EOS message.

3. L1-L5 specify the device dependent bits of the device's listen address.

4. T1-T5 specify the device dependent bits of the device's talk address.

5. S1-S5 specify the device dependent bits of the device's secondary address.

6. S specifies the sense of the PPR.

Response = S⊕ist

P1-P3 specify the PPR message to be sent when a parallel poll is executed.

P3	P2	P1	PPH Message
0	0	0	PPR1
nv clo		Tiles.	
DI E	E ;	401	PPR8

7. D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes be

8. S1-S6, S8 specify the device dependent status (DIO7 is used for the RQS message.)

9. The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.

10. The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.

11. This code is provided for system use.


- Certified by National Bureau of Standards
- 400 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- **DMA Interface**
- 3 Interrupt Outputs to Aid in Loading and Unloading Data
- 7-Bit User Output Port

- Single 5V ± 10% Power Supply
- Fully Compatible with iAPX-86, 88, MCS-85™, MCS-80™, MCS-51™, and MCS-48™ Processors
- Implements Federal Information
 Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available

The Intel® 8294A Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294A; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294A in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 400 bytes/second. The 8294A also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294A implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.



November 1986 Order Number: 210465-004



Table 1. Pin Description

Symbol	Pin No.	Туре	Name and Function loany?
NC of all	deliave s	Output Ens	NO CONNECTION. TROS TUSTUO
X1 X2	2	tion functio	CRYSTAL: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
RESET	4	1	RESET: A low signal to this pin resets the 8294A.
Vcc	5		POWER: Tied high.
CS	6 onsta 1944	oc wou (8°	CHIP SELECT: A low signal to this pin enables reading and writing to the 8294A.
GND	7		GROUND: This pin must be tied to ground.
RD	8 101	the CPU i	READ: An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.
A ₀	9	1	ADDRESS: Address input used by the CPU to select DEU registers during read and write operations.
WR	10	1	WRITE: An active low write strobe at this pin enables the CPU to send data and commands to the DEU.
SYNC	11 98	0	SYNC: High frequency (Clock ÷ 15) output. Can be used as a strobe for external circuitry.
D ₀ D ₁ D ₂ D ₃ D ₄ D ₅ D ₆	13	1/O	DATA BUS: Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A. **Three-state, bi-directional data bus lines used to transfer data between the 8294A. **Three-state data bet
D ₇	19	I IO HORO	by 8 data inputs which are retained by the DEU The functions of for anoxygen viscopolition. Each but a must have sorbed below.
GND	20		GROUND: This pin must be tied to ground.
Vcc	40	of three w	POWER: +5V power input: +5V ±10%.
NC	39	no sequent	NO CONNECTION.
DACK	38 beigyior	ypted or di	DMA ACKNOWLEDGE: Input signal from the 8257 DMA Controller acknowledging that the requested DMA cycle has been granted.
DRQ	37	0	DMA REQUEST: Output signal to the 8257 DMA Controller requesting a DMA cycle.
SRQ ego n	oli 36 ob	Suffer—C	SERVICE REQUEST: Interrupt to the CPU indicating that the 8294A is awaiting data or commands at the input buffer. SRQ = 1 implies IBF = 0.
OAV	35	0	OUTPUT AVAILABLE: Interrupt to the CPU indicating that the 8294A has data or status available in its output buffer, OAV = 1 implies OBF = 1.
NC OIG	34	al P. semir	NO CONNECTION. OF ART JUSTICE OF S has JUSTICE S TORRESOCKE TO



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Fun	ction	Plin No.	Symbol
P6	33	0	OUTPUT PORT: User output port lines.			
P5 P4 P3	32 31 30	nimir lama	user via a CPU command which can ass lines have nothing to do with the encrypt each line is in a 1 state.			
P2	29	A4888 en				
P1 P0	28 27					ooV.
V _{DD}	26	DD I COLUBIA	POWER: +5V power input. (+5V ±109	%) Low po	ower stand	by pin.
Vcc	25	.bn	POWER: Tied high.			GND
CCMP	9 24	pin O niq	CONVERSION COMPLETE: Interrupt to encryption/decryption of an 8-byte block			that the
NC	23	stes at US	NO CONNECTION.		9	η.Α.
NC	22		NO CONNECTION. Das been gribub			
NC S OF U	21	is pin enab	NO CONNECTION.		O.F.	. AW

FUNCTIONAL DESCRIPTION

OPERATION

The data conversion sequence is as follows:

- A Set Mode command is given, enabling the desired interrupt outputs.
- An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
- 3) An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

INTERNAL DEU REGISTERS

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A ₀	Register
T1	0 4	0	0	Data Input Buffer
0	deg ste	0	0	Data Output Buffer
1	0	0	1	Command Input Buffer
0	1	0	1	Status Output Buffer
X	X	1	X	Don't Care

The functions of each of these registers are described below.

Data Input Buffer—Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

- 1) Part of a key.
- 2) Data to be encrypted or decrypted.
- 3) A DMA block count.

Data Output Buffer—Data read from this register is the output of the encryption/decryption operation.

Command Input Buffer—Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer—DEU status is available in this register at all times. It is used by the processor for poll-driven command and data transfer operations.

STATUS BIT: FUNCTION:

7	6	5	4	3	2	1	0
X	X	X	KPE	CF	DEC	IBF	OBF

intel

- OBF Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.
- IBF Input Buffer Full; A write to the Data Input Buffer or to the Command Input Buffer sets IBF = 1. The DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.
- DEC Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.

After 8294A has accepted a 'Decrypt Data' or 'Encrypt Data' command, 11 cycles are required to update the DEC bit.

- CF Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.
 - It may be used in lieu of a counter in the processor routine to flag the end of an 8-byte transfer.
 - It must be used to indicate the validity of the KPE flag.
- It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.
- KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.


COMMAND SUMMARY

1 — Enter New Key

OP CODE: 0 1 0 0 0 0 0 0 0 MSB LSB

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

2 — Encrypt Data



This command puts the 8294A into the encrypt mode.

3 — Decrypt Data

OP COD

E:	0	0	-1	0	0	0	0	0
	MS	SB					1	SR

This command puts the 8294A into the decrypt

4 - Set Mode

OP CODE: 0 0 0 0 A B C D

MSB LSB


where:

A is the OAV (Output Available) interrupt enable B is the SRQ (Service Request) interrupt enable C is the DMA (Direct Memory Access) transfer enable

D is the CCMP (Conversion Complete) interrupt enable

This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A, B = 1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

5 — Write to Output Port



This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output is 1111111. Use of this port is independent of the encryption/decryption function.

PROCESSOR/DEU INTERFACE PROTOCOL

ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 3. A flowchart showing the CPU software to accommodate this sequence is given in Figure 4.

After the Enter New Key command is issued, 8 data bytes representing the new key are written to the data input buffer (most significant byte first). After the eighth byte is entered into the DEU, CF goes true (CF = 1). The CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE = 1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.




Figure 3. Entering a New Key

Since CF = 1 only for a short period of time after the last byte is accepted, the CPU which polls the CF flag might miss detecting CF = 1 momentarily. Thus, a counter should be used, as in Figure 4, to flag the end of the new key entry. Then CF is used to indicate a valid KPE flag.




Figure 4. Flowchart for Entering a New Key

Figure 5 shows the timing sequence for encrypting or decrypting data. The CPU writes 8 data bytes to the DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.

Figure 6 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.





Figure 5. Encrypting/Decrypting Data






Figure 6. Data Conversion Flowcharts

USING DMA luper enuise! AMC ent to eau ent ferti

The timing sequence for data conversions using DMA is shown in Figure 7. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 8. Note




Figure 7. DMA Sequence




Figure 8. DMA Interface



that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 9. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data (n < 256) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.




Figure 9. DMA Flowchart

SINGLE BYTE COMMANDS

Figure 10 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, expect during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 11). The CPU must wait until the command is accepted (IBF = 0). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.




Figure 10. Single Byte Commands

CPU/DEU INTERFACES

Figures 12 through 15 illustrate four interface configurations used in the CPU/DEU data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.

8294A






Figure 11. Pacify Protocol




Figure 12. Polling Interface




Figure 13. Single Interrupt Interface




Figure 14. Dual Interrupt Interface




Figure 15. DMA Interface

OSCILLATING AND TIMING CIRCUITS

The 8294A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 16.




Figure 16. Oscillator Configuration




Figure 17. Recommended Crystal




Figure 18. Recommended Connection for External Clock Signal



Ambient Temperature Under Bias 0°C to +70°C Storage Temperature-65°C to +150°C

ABSOLUTE MAXIMUM RATINGS* *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{CC} = +5V \pm 10$ %, $V_{SS} = 0V$

Symbol	Parameter	Parameter Limits			Unit	Test Conditions	
Lister Oryental	16 us 1-12 M	Min	Тур	Max	Oint	toy Cycle Time	
V _{IL}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	-0.5		0.8	٧	THOU O	
V _{IL1}	Input Low Voltage (X ₁ , X ₂ , RESET	-0.5	in]	0.6	trong-	Symbol Para	
V _{IH}	Input High Voltage (All Except X ₁ , RESET)	2.0	0	Vcc		taw CS, A ₀ Sets	
V _{IH1}	Input High Voltage (X ₁ , RESET	3.5	16	Vcc	-	Www. WAR Pulse V	
V _{IH2}	Input High Voltage (X ₂)	2.2	0	Vcc	V	t blob steff and	
VoL	Output Low Voltage (D ₀ -D ₇)			0.45	٧	I _{OL} = 2.0 mA	
V _{OL1}	Output Low Voltage (All Other Outputs)			0.45	٧٥	I _{OL} = 1.6 mA	
VoH	Output High Voltage (D ₀ -D ₇)	2.4			٧	$I_{OH} = -400 \mu\text{A}$	
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		loan	After Co	$I_{OH} = -50 \mu\text{A}$	
IIL POOR	Input Leakage Current (RD, WR, CS, A ₀)			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}	
lofL	Output Leakage Current (D ₀ -D ₇ , High Z State)			±10	μА	$V_{SS} + 0.45 \le V_{OUT} \le V_{C}$	
I _{DD}	V _{DD} Supply Current		5	20	mA	NO.	
IDD + ICC	Total Supply Current	V16.6	60	135	mA	1 Indiana	
ILI (I)au	Low Input Load Current (Pins 24, 27-38)	1.26		0.3	mA	V _{IL} = 0.8V	
ILI1 SU	Low Input Load Current (RESET)	88.0		0.2	mA	V _{IL} = 0.8V	
I _{IH} an	Input High Leakage Current (Pins 24, 27-38)	88		100	μΑ	V _{IN} = V _{CC}	
C _{IN}	Input Capacitance			10	pF		
C _{I/O}	I/O Capacitance			20	pF		



A.C. CHARACTERISTICS $T_A = 0$ °C to +70°C, $V_{CC} = V_{DD} = +5V \pm 10$ %, $V_{SS} = 0V$

DBB READ

Symbol	Parameter	dio Min	Max	Unit	Test Conditions
t _{AR}	CS, A ₀ Setup to RD ↓	NO O VY	- 0.5V to +	ns	Respect to Ground
t _{RA}	CS, A ₀ Hold After RD↑	twa O Ital	1.5 W	ns	ower Dissipation
t _{RR}	RD Pulse Width	160		ns	
t _{AD}	CS, A ₀ to Data Out Delay	ismes	130	ns	C _L = 100 pF
t _{RD}	RD ↓ to Data Out Delay	V0.=	22 130	ns	C _L = 100 pF
toF	RD ↑ to Data Float Delay	Umits	85	ns	q lodmy?
tcy	Cycle Time	1.25	15	μs	1-12 MHz Crystal

DBB WRITE

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AW}	CS, A ₀ Setup to WR ↓	0		ns	Philippoor Income Milian
t _{WA}	CS, A ₀ Hold After WR↑	0		ns	ExceptX
tww	WR Pulse Width	160		X) ensileV	VIH: Input High
t _{DW}	Data Setup to WR↑	130		ns	RESET
twp	Data Hold to WR ↑	0		ns	VINE Inout High

DMA AND INTERRUPT TIMING

Symbol	Parameter	Min	Max	Unit	Test Conditions
tACC	DACK Setup to Control	0	11/4 (10)	ns	HC HC
tCAC	DACK Hold After Control	0		ns	Other Ou
tACD	DACK to Data Valid		130	em ns	C _L = 100 pF
tCRQ	Control L.E. to DRQ T.E.		110	(ns.23	AW,CR)
tol TuoV	Control T.E. to Interrupt T.E.		400	ns	Lituratur Jan


CLOCK

Symbol	Parameter	Min	Max	BJCH	Units	
tcy	Cycle Time	1.25	9.20	WELL (Pins	μs(1)	
tcyc va	Clock Period	83.3	613	WO I	ns	le se
tpWH	Clock High Time	38	ET)	(88)	ns	
tpwL 00	Clock Low Time	38	High Leakage Cun		ns	HI
t _R	Clock Rise Time		10	(Pins	ns	
t _F	Clock Fall Time		10	uqni	ns	JAP .

NOTE:1. t_{CY} = 15/f(XTAL)




A.C. TESTING INPUT, OUTPUT WAVEFORM




WAVEFORMS

READ OPERATION—OUTPUT BUFFER REGISTER




WRITE OPERATION—INPUT BUFFER REGISTER






DMA AND INTERRUPT TIMING



CLOCK TIMING





APPLICATION NOTE

AP-166

The first section of this note presents an overview of IEEE 488 (GPIB). The second section introduces the Intel GPIB component family. A detailed explanation of the \$291A follows. Finally, some application examples using the component family are presented. his application note explains the Intel 8291A GPIB Seneral Purpose Interface Bus) Talker/Listener as a ampount, and shows its use in GPIB interface design teles.

BUS ATAG November 1986 Using the 8291A GPIB Talker/Listener



INTRODUCTION

This application note explains the Intel 8291A GPIB (General Purpose Interface Bus) Talker/Listener as a component, and shows its use in GPIB interface design tasks.

The first section of this note presents an overview of IEEE 488 (GPIB). The second section introduces the Intel GPIB component family. A detailed explanation of the 8291A follows. Finally, some application examples using the component family are presented.




Figure 1. Interface Capabilities and Bus Structure



OVERVIEW OF IEEE 488/GPIB

The GPIB is a parallel interface bus with an asynchronous interlocking data exchange handshake mechanism. It is designed to provide a common communication interface among devices over a maximum distance of 20 meters at a maximum speed of 1 Mbps. Up to 15 devices may be connected together. The asynchronous interlocking handshake dispenses with a common synchronization clock, and allows intercommunication among devices capable of running at different speeds. During any transaction, the data transfer occurs at the speed of the slowest device involved.

The GPIB finds use in a diversity of applications requiring communication among digital devices over short distances. Common examples are: programmable instrumentation systems, computer to peripherals, etc.

The interface is completely defined in the IEEE STD.-488-1978.

A typical implementation consists of logical devices which talk (talker), listen (listeners), and control GPIB activity (controllers).

Interface Functions

The interface between any device and the bus may have a combination of several different capabilities (called 'functions'). Among a total of ten functions defined, the Talker, Listener, Source Handshake, Acceptor Handshake and Controller are the more common examples. The Talker function allows a device to transmit data. The Listener function allows reception. The Source and Acceptor Handshakes, synchronized with the Talker and Listener functions respectively, exchange the handshake signals that coordinate data transfer. The Controller function allows a device to activate the interface functions of the various devices through commands. Other interface functions are: Service request, Remote local, Parallel poll, Device clear and Device trigger. Each interface may not contain all these functions. Further, most of these functions may be implemented to various levels (called 'subsets') of capability. Thus, the overall capability of an interface may be tailored to the needs of the communicating device.

Electrical Signal Lines

As shown in Figure 1, the GPIB is composed of eight data lines (D08-D01), five interface management lines (IFC, ATN, SRQ, REN, EOI), and three transfer control lines (DAV, NRFD, NDAC).

The eight data lines are used to transfer data and commands from one device to another with the help of the management and control lines. Each of the five interface management lines has a specific function.


ATN (attention) is used by the Controller to indicate that it (the controller) has access to the GPIB and that its output on the data lines is to be interpreted as a command. ATN is also used by the controller along with EOI to indicate a parallel poll.

SRQ (service request) is used by a device to request service from the controller.

REN (remote enable) is used by the controller to specify the command source of a device. A device can be issued commands either locally through its front panel or by the controller.

EOI (end or identify) may be used by the controller as well as talker. A controller uses EOI along with ATN to demand a parallel poll. Used by a talker, EOI indicates the last byte of a data block.

IFC (interface clear) forces a complete GPIB interface to the idle state. This could be considered the GPIB's "interface reset." GPIB architecture allows for more than one controller to be connected to the bus simultaneously. Only one of these controllers may be in command at any given time. This device is known as the controller-in-charge. Control can be passed from one controller to another. Only one among all the controllers present on a bus can be the system controller. The system controller is the only device allowed to drive IFC.



NOTE:

Flow diagram outlines sequence of events during transfer of data byte. More than one listener at a time can accept data because of logical connection of NRFD and NDAC lines.

Figure 2. Handshake Flowchart



Transfer Control Lines

The transfer control lines conduct the asynchronous interlocking three-wire handshake.

DAV (data valid) is driven by a talker and indicates that valid data is on the bus.

NRFD (note ready for data) is driven by the listeners and indicates that not all listeners are ready for more data.

NDAC (not data accepted) is used by the listeners to indicate that not all listeners have read the GPIB data lines yet.

The asynchronous 3-wire handshake flowchart is shown in Figure 2. This is a concept fundamental to the asynchronous nature of the GPIB and is reviewed in the following paragraphs.

Assume that a talker is ready to start a data transfer. At the beginning of the handshake, NRFD is false indicating that the listener(s) is ready for data. NDAC is true indicating that the listener(s) has not accepted the data, since no data has been sent yet. The talker places data on the data lines, waits for the required settling time, and then indicates valid data by driving DAV true. All active listeners drive NRFD true indicating that they are not ready for more data. They then read the data and drive NDAC false to indicate acceptance. The talker responds by deasserting DAV and readies itself to transfer the next byte. The listeners respond to DAV false by driving NDAC true. The talker can now drive the data lines with a new data byte and wait for NRFD to be false to start the next handshake cycle.

Bus Commands

When ATN and DAV are true data patterns which have been placed by the controller on the GPIB, they are interpreted as commands by the other devices on the interface. The GPIB standard contains a repertory of commands such as MTA (My Talk Address), MSA (My Secondary Address), SPE (Serial Poll Enable), etc. All other patterns in conjunction with ATN and DAV are classified as undefined commands and their meaning is user-dependent.

Addressing Techniques

To allow the controller to issue commands selectively to specific devices, three types of addressing exist on the GPIB: talk only/listen only (ton/lon), primary, and secondary.

Ton/lon is a method where the ability of the GPIB interface to talk or listen is determined by the device and not by the GPIB controller. With this method, fixed poles can be easily designated in simple systems where reassignment is not necessary. This is appropriate and convenient for certain applications. For example, a logic analyzer might by interfaced via the GPIB to a line printer in order to document some type of failure. In this case, the line printer simply listens to the logic analyzer, which is a talker.

The controller addresses devices through three commands, MTA (my talk address), MLA (my listen address), and MSA (my secondary address). The device address is imbedded in the command bit pattern. The device whose address matches the imbedded pattern is enabled. Some devices may have the same logical talk and listen addresses. This is allowable since the talker and listener are separate functions. However, two of the same functions cannot have the same address.

In primary addressing, a device is enabled to talk (listen) by receiving the MTA (MLA) message.

Secondary addressing extends the address field from 5 to 10 bits by allowing an additional byte. This additional byte is passed via the MSA message. Secondary addressing can also be used to logically divide devices into various subgroups. The MSA message applies only to the device(s) whose primary address immediately precede it.

INTEL'S® GPIB COMPONENTS

The logic designer implementing a GPIB interface has, in the past, been faced with a difficult and complex discrete logic design. Advances in LSI technology have produced sophisticated microprocessor and peripheral devices which combine to reduce this once complex interface task to a system consisting of a small set of integrated circuits and some software drivers. A microprocessor hardware/software solution and a high-level language source code provide an additional benefit in end-product maintenance. Product changes are a simple matter of revising the product software. Field changes are as easy as exchanging EPROMS.

Intel has provided an LSI solution to GPIB interfacing with a talker/listener device (8291A), a controller device (8292), and a transceiver (8293). An interface with all capabilities except for the controller function can be built with an 8291A and a pair of 8293's. The addition of the 8292 produces a complex interface. Since most devices in a GPIB system will not have the controller function capability, this modular approach provides the least cost to the majority of interface designs.



Overview of the 8291A **GPIB Talker/Listener**

The Intel 8291A GPIB Talker/Listener operates over a clock range of 1 to 8 MHz and is compatible with the MCS-85, iAPX-86, and 8051 families of microproces-


A detailed description of the 8291A is given in the data sheet.

The 8291A implements the following functions: Source Handshake (SH), Acceptor Handshake (AH), Talker Extended (TE), Service Request (SRQ), Listener Extended (LE), Remote/Local (RL), Parallel Poll (PP2), Device Clear (DC), and Device Trigger (DT).

Current states of the 8291A can be determined by examining the device's status read registers. In addition, the 8291A contains 8 write registers. These registers are shown in Figure 3. The three register select pins RS3-RSO are used to select the desired register.

The data-in register moves data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. When the 8291A is addressed to talk, it uses the data-out register to move data onto the GPIB. The serial poll mode and status registers are used to request service and program the serial poll status byte. and yel boza el (bargacon areb lon) DAUV

A detailed description of each of the registers, along with state diagrams can be found in the 8291A data sheet. Howoff salambnan





Address Mode

The address mode and status registers are used to program the addressing modes and track addressing states. The auxiliary mode register is used to select a variety of functions. The command pass through register is used for undefined commands and extended addresses. The address 0/1 register is used to program the addresses to which the 8291A will respond. The address 0 and

address 1 registers allow reading of these programmed addresses plus trading of the interrupt bit. The EOS register is used to program the end of sequence character.

Detailed descriptions of the addressing modes available with the 8291A are described in the 8291A data sheet. Examples of how to program these modes are shown below.

MODE: Talker has single address of 01H
 Listener has single address of 02H

CPU Writes to:	Pattern	Comment
Address Mode Register	0000 0001	Select Mode 1 Addressing
Address 0/1 Register	0010 0001	Major is Talking. Address = 01H
Address 0/1 Register	1100 0010	Minor is Listener. Address = 02H

MODE: Talker has single address of 01H
 Listener has single address of 02H

CPU Writes to:	Pattern	Comment Comment
Address Mode Register	0000 0001	Select Mode 1 Addressing
Address 0/1 Register	0100 0010	Major is Listener. Address = 02H
Address 0/1 Register	1010 0001	Minor is Talking. Address = 01H

Note that in both of the above examples, the listener will respond to a MLA message with five least significant bits equal to 02H and the talker to a 01H.

3. MODE: Talker and listener both share a single address of 03H

CPU Writes to:	Pattern	Comment
Address Mode Register Address 0/1 Register	0000 0001 0000 0011	Select Mode 1 Addressing Talker and Listener Address = 03
Address 0/1 Register	1110 0000	Minor Address is disabled

4. MODE: Talker and listener have a primary address of 04H and a secondary address of 05H

CPU Writes to:	Pattern	den Hog laises b Comment proposal s
Address Mode Register	0000 0010	Select Mode 2 Addressing
Address 0/1 Register	0000 0100	Primary Address = 04H
Address 0/1 Register	1000 0101	Minor Address is disabled

5. MODE: Talker has a primary address of 06H. Listener has a primary address of 07H

CPU Writes to:	Pattern	Comment its and and
Address Mode Register	0000 0011	Select Mode 3
Address 0/1 Register	0010 0110	Talker Address = 06
Address 0/1 Register	1100 0111	Listener Primary = 07

The CPU will verify the secondary addresses which could be the same or different.



APPLICATION OF THE 8291A

This phase of the application note will examine programming of the 8291A, corresponding bus commands and responses, CPU interruption, etc. for a variety of GPIB activities. This should provide the reader with a clear understanding of the role of the 8291A performs in a GPIB system. The talker function, listener function, remote message handling, and remote/local operations including local lockout, are discussed.

Talker Functions

TALK-ONLY (ton). In talk only mode the 8291A will not respond to the MTA message from a controller. Generally, ton is used in an environment which does not have a controller. Ton is also employed in an interface that includes the controller function.

When the 8291A is used with the 8292, the sequence of events for initialization are as follows:

- 1) The Interrupt/Enable registers are programmed.
- 2) Ton is selected.
- 3) Settling time is selected.
- 4) EOS character is loaded.
- 5) "Pon" local message is sent.
- 6) CPU waits for Byte Out (BO) and sends a byte to the data out register.

Addressed Talker (via MTA Message)

The GPIB controller will direct the 8291A to talk by sending a My Talk Address (MTA) message containing the 8291A's talk address. The sequence of events is as follows:

- 1) The interrupt enable and serial poll mode registers are programmed.
- 2) Mode 1 is selected.
- 3) Settling time is selected.
- 4) Talker and listener addresses are programmed.
- 5) Power on (pon) local message is sent.
- 6) CPU waits for an interrupt. When the controller has sent the MTA message for the 8291A an interrupt will be generated if enabled and the ADSC bit will be set.
- 7) CPU reads the Address Status register to determine if the 8291A has been addressed to talk (TA = 1).
- 8) CPU waits for an interrupt from either BO or ADSC
- When BO is set, the CPU writes the data byte to the data out register.
- 10) CPU continues to poll the status registers.
- 11) When unaddressed ADSC, will be set and TA reset.

LISTENER FUNCTIONS

LISTEN-ONLY (lon). In listen-only mode the 8291 will not respond to the My Listen Address (MLA) message from the controller. The sequence of events is as follows:

- 1) The Interrupt Enable registers are programmed.
- 2) Lon is selected.
- 3) EOS character is programmed.
- 4) "Pon" local message is sent.
- CPU waits for BI and reads the byte from the datain register.

Note that enabling both ton and lon can create an internal loopback as long as another listener exists.

Addressed Listening (via the MLA Message)

The GPIB controller will direct the 8291A to listen by sending a MLA message containing the 8291A's listen address. The sequence of events is as follows:

- 1) The Interrupt Enable registers are programmed.
- 2) The serial poll mode register is loaded as desired.
- 3) Talker and listener addresses are loaded.
- 4) "Pon" local message is sent.
- The CPU waits for an interrupt. When the controller has sent the MLA message for the 8291A, the ADSC bit will be set.
- The CPU reads the Address Status Register to determine if the 8291A has been addressed to listen (LA = 1).
- 7) CPU waits for an interrupt for BI or ADSC.
- 8) When BI is set, the CPU reads the data byte from the data-in register.
- 9) The CPU continues to poll the status registers.
- 10) When unaddressed, ADSC will be set and LA reset.

Remote/Local and Lockout

Remote and local refer to the source of control of a device connected to the GPIB. Remote refers to control from the GPIB controller-in-charge. Local refers to control from the device's own system. Reference should be made to the RL state diagram in the 2891A data sheet.

Upon "pon" the 8291A is in the local state. In this state the REM bit in Interrupt Status 1 Register is reset. When the GPIB controller takes control of the bus it will drive the REN (remote enable) line true. This will cause the REM bit and REMC (remote/local change) bit to be set. The distinction between remote and local modes is necessary in that some types of devices will have local controls which have functions which are also controlled by remote messages.

In the local state the device is allowed to store, but not respond to, remote messages which control functions which are also controlled by local messages. A device which has been addressed to listen will exit the local state and go to the remote state if the REN message is true and the local rtl (return to local) message is false. The state of the "rtl" local message is ignored and the device is "locked" into the local state if the LLO remote message is true. In the Remote state the device is not allowed to respond to local messages which control function that are also controlled by remote messages. A device will exit the remote state and enter the local state when REN goes false. It will also enter the local state if the GTL (go to local) remote message is true and the device has been addressed to listen. It will also enter the local state if the rtl message is true and the LLO message is false or ACDS is inactive.

A device will exit the remote state and enter RWLS (remote with lockout state) if the LLO (local lockout) message is true and ACDS is active. In this mode, those local messages which control functions which are also controlled by remote messages are ignored. In other words, the "rtl" message is ignored. A device will exit RWLS and go to the local state if REN goes false. The device will exit RWLS and go to LWLS if the GTL message is true and the device is addressed to listen.

Polling

The IEEE-488 standard specifies two methods for a slave device to let the controller know that it needs service.

These two methods are called Serial and Parallel Poll. The controller performs one of these two polling methods after a slave device requests service. As implied in the name, a Serial Poll is when the controller sequentially asks each device if it requested service. In a Parallel Poll the controller asks all of the devices on the GPIB if they requested service, and they reply in parallel.

Serial Pollmanant Mat or beare white solves son MTA

When the controller performs a Serial Poll, each slave device sends back to the controller a Serial Poll Status Byte. One of the bits in the Serial Poll Status Byte indicates whether this device requested service or not. The remaining 7 bits are used defined, and they are used to indicate what type of service is required. The IEEE-488 spec only defines the service request bit, however HP has defined a few more bits in the Serial Poll Status Byte. This can be seen in Figure 4.

When a slave device needs service it drives the SRQ line on the GPIB bus true (low). For the 8291A this is done by setting bit 7 in the Serial Poll Status Byte. The CPU in the controller may be interrupted by SRQ or it may poll a register to determine the state of SRQ. Using the 8292 one could either poll the interrupt status register for the SRQ interrupt status bit, or enables SRQ to interrupt the CPU. After the controller recognizes a service request, it goes into the serial poll routine.

The first thing the controller does in the serial poll routine is assert ATN. When ATN is asserted true the controller takes control of the GPIB, and all slave de-




Figure 4. The Serial Poll Status Byte

while ATN is true are commands. After the controller takes control, it sends out a Universal Unlisten (UNL), which tells all previously addressed listeners to stop listening. The controller then sends out a byte called SPE (Serial Poll Enable). This command notifies all of the slaves on the bus that the controller has put the GPIB in the Serial Poll Mode State (SPMS). Now the controller addresses the first slave device to TALK and puts itself in the listen mode. When the controller resets ATN the device addressed to talk transmits to the controller its Serial Poll Status Byte. If the device just polled was the one requesting service, the SRQ line on the GPIB goes false, and bit 7 in the serial poll status byte of the 8291A is reset. If more than one device is requesting service, SRQ remains low until all of the devices requesting service have been polled, since SRQ is wire-ored. To continue the Serial Poll, the controller asserts ATN, addresses the next device to talk then reads the Serial Poll Status Byte. When the controller is finished polling it asserts ATN, sends the univeral untalk command (UNT), then sends the Serial Poll Disable command (SPD). The flow of the serial poll can be seen from the example in Figure 5.

- 0) DEVICE A REQUESTS SERVICE (SRQ)
- 1) ASSERT ATN
- 2) UNIVERSAL UNLISTEN (UNL)
- 3) SERIAL POLL ENABLE (SPE)
- 4) DEVICE A TALK ADDRESS (MTA)
- 5) RELEASE ATN
- 6) DEVICE A STATUS BYTE (STD) (RQS SET)
- 7) ASSERT ATN
- 8) DEVICE B TALK ADDRESS (MTA)
- 9) RELEASE ATN
- 10) DEVICE B STATUS BYTE (STB) (RQS CLEAR)
- 11) ASSERT ATN
- 12) DEVICE C TALK ADDRESS (MTA)
- 13) RELEASE ATN
- 14) DEVICE C STATUS BYTE (STB) (RQS CLEAR)
- 15) ASSERT ATN
- 16) UNIVERSAL UNTALK (UNT)
- 17) SERIAL POLL DISABLE (SPD)
- 18) GO PROCESS SERVICE REQUEST

Figure 5. Serial Polling

The following section describes the events which happen in a serial poll when 8291A and 8292 are the controller, and another 8291A is the slave device. While going through this section the reader should refer to the register diagrams for the 8291A and 8292.

A. DEVICE A REQUESTS SERVICE (SRQ BECOMES TRUE)

The slave devices rsv bit in the 2819A's serial poll mode register is set.

ASSERTS ATN AND COMMENT STORY AT DROUGHT

The 8292's SPI pin 33 interrupts the CPU. The CPU reads the 8292's Interrupt status register and finds the SRQ bit set. The CPU tells the 8292 to 'Take Control Synchronously' by writing a OFDH to the 8292's command register.

C. THE CONTROLLER SENDS OUT THE FOLLOWING COMMANDS: UNIVERSAL UNLISTEN (UNL), SERIAL POLL ENABLE (SPE), MY TALK ADDRESS (MTA)

(MTA is a command which tells one of the devices on the bus to talk.)

The CPU in the controller waits for a BO (byte out) interrupts in the 8291A's interrupt status 1 register before it writes to the Data Out register a 3FH (UNL), 18H (SPE), 010XXXXX (MTA). The X represents the programmable address of a device on the GPIB. When the 8291A in the slave device receives its talk address, the ADSC bit in the Interrupt Status register 2 is set, and in the Address Status Register TA and TPAS bits are set.

D. CONTROLLER RECONFIGURES ITSELF TO LISTEN AND RESETS ATN

The CPU in the controller puts the 8291A in the listen only mode by writing a 40H to the Address Mode register of the 8291A, and then a OOH to the Aux Mode register. The second write is an 'Immediate Execute pon' which must be used when switching addressing modes such as talk only to listen only. To reset ATN the CPU tells the 8292 to 'Go To Standby' by writing a 0F6H to the command register. The moment ATN is reset, the 8219A in the slave device sets SPAS in Interrupt Status 2 register, and transmits the serial poll status byte. SRQS in the Serial Poll Status byte of the 8291A slave device is reset, and the SRQ line on the GPIB bus becomes false.

E. THE CONTROLLER READS THE SERIAL POLL STATUS BYTE, SETS ATN, THEN RECONFIGURES ITSELF TO TALK

The CPU in the controller waits for the Byte In bit (BI) in the 8291A's Interrupt Status 1 register. When this bit is set the CPU reads the Data In register to receive the Serial Poll Status Byte. Since bit 7 is set, this was the device which requested service. The CPU in the controller tells the 8292 to 'Take Control Synchronously' which asserts ATN. The moment ATN is asserted true the 8291A in the slave device resets SPAS, and sets the



Serial Poll Complete (SPC) bit in the Interrupt Status 2 register. The controller reconfigures itself to talk by setting the TO bit in the Address Mode register and then writing a OOH to the Aux Mode register.

F. THE CONTROLLER SENDS THE COMMANDS UNIVERSAL UNTALK (UNT), AND SERIAL POLL DISABLE (SPD) THEN RESETS THE SRQ BIT IN THE 8292 INTERRUPT STATUS REGISTER

The CPU in the controller waits for the BO Interrupt status bit to be set in the Interrupt Status 1 register of the 8291A before it writes 5FH (UNT) and 19H (SPD) to the Data Out register. The CPU then writes a 2BH to the 8292's command register to reset the SRQ status bit in the Interrupt Status register. When the 8291A in the slave device receives the UNT command the ADSC bit in the Interrupt Status 2 register is set, and the TA and TPAS bits in the Address Status register will be reset. At this point the controller can service the slave device's request.

Note that in the software listing of AP-66 (USING THE 8292 GPIB CONTROLLER) there is a bug in the serial poll routines. In the 'SRQ ROUTINE' when the CPU finds that the SRQ bit in the interrupt status register is set, it immediately writes the interrupt Acknowledge command to the 8292 to reset this bit. However the SRQ GPIB line will still be driven true until the slave device driving SRQ has been polled. Therefore, the SRQ status bit in the 8292 will become set and latched again, and as a result the SRQ status bit in the 8292 will still be set after the serial poll. The proper time to reset the SRQ bit in the 8292 is after SRQ on the GPIB becomes false.

Parallel Poll

The 8291A supports an additional method for obtaining status from devices known as parallel poll (PPOL). This method limits the controller to a maximum of 8 devices at a time since each device will produce a single bit response on the GPIB data lines. As shown in the state diagrams, there are three basic parallel poll states: PPIS (parallel poll idle state), PPSS (parallel poll standby state), and PPAS (parallel poll active state).

In PPIS, the device's parallel poll function is in the idle state and will not respond to a parallel poll. PPSS is the standby state, a state in which the device will respond to a parallel poll from the controller. The response is initiated by the controller driving both ATN and EOI true simultaneously.

The 8291A state diagram shows a transition from PPIS to PPSS with the "lpe" message. This is a PP2 implementation for a parallel poll. This "lpe" (local poll enable) local message is achieved by writing $011USP_3P_2P_1$ to the Aux Mode Register with U=0.

The S bit is the sense bit. If the "ist" (individual status) local message value matches the sense bit, then the 8291A will give a true response to a parallel poll. Bits P_3-P_1 identify which data line is used for a response.

For example, assume the programmer decides that the system containing the 8291A shall participate in parallel poll. The programmer, upon system initialization would write to the Aux Mode Register and reset the U bit and set the S bit plus identify a data line (P_3-P_1) bits). At "pon," the 8291A would not respond true to a parallel poll unless the parallel poll flag is set (via Aux Mode Register command).

When a status condition in the user system occurs and the programmer decides that this condition warrants a true response, then programmers software should set the parallel poll flag. Since the S bit value matches the "ist" (set) condition a true response will be given to all parallel polls.

An additional method of parallel polling reading exists known as a PP1 implementation. In this case the controller sends a PPE (parallel poll enable) message. PPE contains a bit pattern similar to the bit pattern used to program the "lpe" local message. The 8291A will receive this as an undefined command and use it to generate an "lpe" message. Thus the controller is specifying the sense bits and data lies for a response. A PPD (parallel poll disable) message exists which clears the bits SP₃P₂P₁ and sets the U bit. This also will be received by the 8291A and used to generate an "lpe" false local message.

The actual sequence of events is as follows. The controller sends a PPC (parallel poll configure) message. This is an undefined command which is received in the CPT register and the handshake is held off. The local CPU reads this bit pattern, decodes it, and sends a VSCMD message to the Aux Mode Register. The controller then sends a ppe message which is also received as an undefined command in the CPT register. The local CPU reads this, decodes it clears the MSB, and writes this to the Aux Mode Register generating the "lpe" message.

The controller then sends ATN and EOI true and the 8291A drives the appropriate data line if the "ist" (parallel poll flag) is true. The controller will then send a PPD (parallel poll disable) message (again, an undefined command). The CPU reads this from the CPT register and uses it to write new "lpe" message (this "lpe" message will be false). The controller then sends a PPU (parallel poll unconfigure) message. Since this is also an undefined command, it goes into the CPT register. When the local CPU decodes this, the CPU should clear the "ist" (parallel poll flag).



APPLICATION EXAMPLES

In the course of developing this application note, two complete and identical; GPIB systems were built. The schematics and block diagrams are contained in Appendix 1. These systems feature an 8088 CPU, 8237 DMA controller, serial I/O (8215a and 8253), RAM, EPROM, and a complete GPIB talker/listener controller. Jumper switches were provided to select between a controller function and a talker/listener function. This system design is based on the design of Intel's SDK-86 prototyping kit' and thus shares the same I/O and memory addresses. This system uses the same download software to transfer object files from Intel development systems.

Two Software Drivers

Two software drivers were developed to demonstrate a ton/lon environment. These two programs (BOARD 1 and BOARD 2) are contained in Appendix 2.

In this example, one of the systems (BOARD 1) initially is programmed in talk-only mode and synchronization is achieved by waiting for the listening board to become active. This is sensed by the lack of a GPIB error since a condition of no active listener produces an ERR status condition. Board 1 upon detecting the presence of an active listener transmits a block of 100 bytes from a PROM memory across the bus. The second system (BOARD 2) receives this data and stores it in a buffer, EOI is sent true by the talker (BOARD 1) with the last byte of data. Upon detection of EOI, BOARD 2 switches to the talk only mode while BOARD 1 upon terminal count switches to the listen only mode. BOARD 2 then detects the presence of an active listener and transmits the contents of its buffer back to BOARD 1 which stores this data in the buffer. EOI again is sent with the last byte and BOARD 2 switches back to listen-only. BOARD 1 upon detecting EOI then compares the contents of its buffer with the contents of its PROM to ensure that no data transmission errors occurred. The process then repeats itself.

8291A with HP 9835A

An example of the 8291A used in conjunction with a bus controller is also included in this application note. In this example, the 8291A system used in previous experiments was connected via the GPIB to a Hewlett-Packard 9835A desktop computer. This computer contains, in addition to a GPIB interface, a black and white CRT, keyboard, tape drive for high quality data cassettes, and a calculator type printer. The software for the HP9835S is shown in Appendix 3. The user should refer to the operation manuals for the HP 9835A for information on the features and programming methods for the HP 9835A.

In this example, the 8292 was removed from its socket and the OPTA and OPTB pins of the two 8293 transceiver reconfigured to modes 0 and 1. Optionally, the mode pins could have been left wired for modes 2 and 3 and the 8292 left in its socket with its SYC pin wired to ground. This would have produced the same effect.

The first action performed is sending IFC. Generally, this is done when a controller first comes on line. This pulse is at least $100~\mu s$ in duration as specified by the IEEE-488 standard.

The software checks to see if active listeners are on line. For demonstration purposes, the HP 9835A will flag the operator to indicate that listeners are on line.

The HP 9835A then configures and performs a parallel poll (PPOL). The parallel poll indicates 1 bit of status of each device in a group of up to 8 devices. Such information could be used by an application program to determine whether optional devices are part of a system configuration. Such optional devices might include mass storage devices, printers, etc., where the application software for the controller might need to format data to match each type of device. Once the PPOL sequence is finished, the HP 9835A offers the user the opportunity to execute user commands from the keyboard. At this time the HP 9835A sits in a loop waiting for an SRQ condition. When the operator hits a key on the keyboard, the HP 9835A processor is interrupted and vectors to a service routine where the key is read and the appropriate routine is executed. The HP 9835A will then return to the loop checking for the SRQ true. For this application, the valid keys are G, D, R, H, and X. Pressing the "G" key causes the GET command to be sent across the bus. A message to this effect is printed in the CRT and the HP 9835A returns. The "D" key causes the SDC message to be sent with the 8291A being the addressed device. Again, an appropriate mesage is output on the HP 9835A CRT. The "R" key causes the GTL message to be sent. The CRT displays "REMOTE MESSAGE SENT." The "H" key causes a menu to be displayed on the HP 9835A CRT screen. This menu lists the allowed commands and their functions. NO GPIB commands are sent. The "X" key allows the operator to send one line of data across the bus. The line of data is terminated by a carriage return and line feed produced by pressing the "CONTINUE" key on the HP 9835A. The langer of solves out 2019 at

The characters are stored in the sequence entered into a buffer whose maximum size is 80 characters. Pressing the "CONTINUE" key terminates storing characters in the array and all characters including the carriage return and line feed are sent. EOI is then sent true with a false byte of OOH. This false byte is due to the 1975 standard which allows asynchronous sending and reception of EOI. (The 8291A supports the later 1978 standard which eliminates this false byte.)



After any key command is serviced control returns to the loop which checks for SRQ active. Should SRQ be active, then the keyboard interrupt is disabled and a message printed to indicate that SRQ has been received true.

The controller then performs a parallel poll.

This is an example of how parallel poll may be used to quickly check which group of devices contains a device sending SRQ. The eight devices in a group would, of course, have software drivers which allow a true response to a PPOL if that device is currently driving SRQ true. This would be a valuable method of isolation of the SRQ source in a system with a large number of devices. In this application program, only the response from the 8291A is of concern and only the 8291A's response is considered. It does, however, demonstrate the technique employed. If a true response from the 8291A is detected, then a message to this effect is printed on the HP 9835A CRT screen. From this process, the controller has identified the device requesting service and will use a serial poll (SPOL) to determine the reason for the service request. This method of using PPOL is not specifically defined by the IEEE-488 standard but is a use of the resources provided.

The controller software then prints a message to indicate that it is about to perform a serial poll. This serial poll will return to the controller the current status of the 2819A and clear the service request. The status byte received is then printed on the CRT screen of the HP 9835A. One of the 8291A status bits indicates that the 8291A system has a field (on line or less) of data to transfer to the HP 9835A. If this bit is set, then the HP 9835A addresses the 8291A system to talk. The data is sent by the 8291A system is then printed on the CRT screen of the HP 9835A. The HP 9835 then enables the keyboard interrupts and goes into its SRQ checking loop.

Appendix 4 contains the software for the 8291A system which is connected to the HP 9835A via the GPIB. This software throws away the first byte of data it receives since this transfer was used by the HP 9835A to test when the 8291A system came on line.

Next, both status registers are read and stored in the two variable STAT 1 and STAT 2. It is necessary to store the status since reading the status registers clears the status bits.

Initially, six status bits are evaluated (END, GET, CPT, DEC, REMC, ADSC). Some of these conditions require that additional status bits be evaluated.

If END is true, then the 8291A system has received a block from the HP 9835A and the contents of a buffer is printed on the CRT screen. Next, the CPT bit is checked. PPC and PPE are only valid undefined commands in this example.

Next, the GET bit is examined and if true, the CRT screen connected to the serial channel on the 8291A system prints a message to indicate that the trigger command has been received. A similar process occurs with the DEC and REMC status bits.

Address Status Chagne (ADSC) is checked to see if the 8291A has been addressed or unaddressed by the controller. If ADSC is false, then the software checks the keyboard at the CRT terminal. If ADSC is set, then the TA and LA bits are read and evaluated to determine whether the 8291A has been addressed to talk or listen. The DMA controller is set to start transfers at the start of the character buffer and the type of transfer is determined by whether the 8291A in in TADS or LADS. We only need to set up the DMA controller since the transfers will be transparent to the system processor. The keyboard from the CRT terminal is then checked. If a key has been hit, then this character is stored in the character buffer and the buffer printer set to the next character location. This process repeats until the received character is a line feed. The line feed is echoed to the CRT, the serial poll status byte updated and the SRQ line driven true. This allows the 8291A system to store up to one line of characters before requesting a transfer to the controller. Recall that upon receiving an SRQ, the controller will perform a serial poll and subsequently address the 8291A to talk. The 8291A system then goes back to reading the status register thus repeating the process.

CONCLUSION

This application note has shown a basic method to view the IEEE 488 bus, when used in conjunction with Intel's 8291A.


The main reference for GPIB questions is the IEEE Standard 488—1978. Reference 8291A's data sheet for detailed information on it.

Additional Intel GPIB products include iSBX-488, which is a multimode board consisting of the 8291A, 8292, and 8293.

REFERENCES

8291A Data Sheet
8292 Data Sheet
8293 Data Sheet
Application Note #66 "Using the 8292 GPIB Controller"
PLM-86 User Manual
HP 9835A User's Manual
IEEE—488—1978 Standard

APPENDIX A SYSTEM BLOCK DIAGRAM WITH 8088





APPENDIX B SOFTWARE DRIVERS FOR BLOCK DATA TRANSFER

```
PALLY OFFICE AT HASTER CLER #A
  PL/M-86 COMPILER BOARD 1
  ISIS-II PL/M-86 V1.1 COMPILATION OF MODULE BOARD 1
  OBJECT MODULE PLACED IN: F1 BRD1 OBJ
COMPILER INVOKED BY: PLM86. F1: BRD1. SRC SYMBOLS MEDIUM
                                BOARD 1 TPT PROGRAM */
                                   THIS BOARD TALKS TO THE OTHER BOARD BY */
TRANSFERRING A BLOCK OF DATA VIA THE 8237 */
COUPLED WITH THE 8291A. THE 8291A IS PROGRAM- */
                         /*
                                     MED TO SEND EOI WHEN RECOGNIZING THE LAST
                         /* DATA BYTE'S BIT PATTERN. WHILE DATA IS BEING */
/* TRANSFERRED, THE PROCESSOR PERFORMS I/O READS */
                                    OF THE 8237 COUNT REGISTERS TO SIMULATE BUS */
ACTIVITY, AND TO DETERMINE WHEN TO TURN THE */
                                   LINE ARGUND. AFTER THE 8237 HAS REACHED */
TERMINAL COUNT, THE 8291A IS PROGRAMMED TO */
THE LISTENER STATE AND WAITS FOR THE BLOCK */
TO BE TRANSMITTED BACK FROM THE SECOND BOARD. */
                                      THIS DATA IS PLACED IN A SECOND BUFFER AND #/
                         /*
                                     ITS CONTENTS COMPARED WITH THE ORIGINAL DATA */
                         1#
                                     TO CHECK FOR INTERFACE INTEGRITY.
                        BOARD1
                                     /* PROCEDURES */ ATTENT TA CHOM (2) ALTERGRAPHIC /* PROCEDURES */ ATTENT TA CHOM (2) ALTERGRAPHIC ATTENT (2) ALTERGRAPHIC ATTE
3 1
                                     CO: PROCEDURE (XXX); A# 22223900A TED9 AIPSD #4
                                                             DECLARE XXX BYTE,
                                             SER$STAT LITERALLY 'OFFF2H',
SER$DATA LITERALLY 'OFFF0H',
TXRDY LITERALLY 'O1H',
                                                             DO NHILE (INPUT (SER$STAT) AND TXRDY) <>
                                                                                                                                                                                  TXRDY:
                                       AS TATE END
 5
          3
                                   OUTPUT (SER$DATA) = XXX;
END CO:
 6
                                 /* SETUP BUFFERS'*/ VLIARATILE COMMONANCE
                                                             DECLARE BUFF2 (100) BYTE; /* RAM STORAGE AREA #2
8 1
                                                                       DECLARE BUFF1 (100) BYTE DATA
                                                               (1, 2, 3, 4, 5, 6, 7, 8, 9, 10H,
                                                               11H, 12H, 13H, 14H, 15H, 16H, 17H, 18H, 19H, 20H,
                                                               21H, 22H, 23H, 24H, 25H, 26H, 27H, 28H, 29H, 30H,
                                                               31H, 32H, 33H, 34H, 35H, 36H, 37H, 38H, 39H, 40H,
                                                               41H, 42H, 43H, 44H, 45H, 46H, 47H, 48H, 49H, 50H,
                                                               51H, 52H, 53H, 54H, 55H, 56H, 57H, 58H, 59H, 60H,
                                                              61H. 62H. 63H. 64H. 65H. 66H. 67H. 68H. 69H. 70H.
71H. 72H. 73H. 74H. 75H. 76H. 77H. 78H. 79H. 80H.
                                                               81H. 82H, 83H, 84H, 85H, 86H, 87H, 88H, 89H, 90H,
                                                                                                                                                                                                             230832-5
```



```
PL/M-86 COMPILER BOARD1
                                                         91H, 92H, 93H, 94H, 95H, 96H, 97H, 98H, 99H, ODH);
 10 1
                                                         DECLARE BUFF3(17) BYTE DATA
                                                         (ODH, OAH, 'COMPARE ERROR', ODH, CAH); /* ROM STORAGE AREA */
                                                          /* 8237 PORT ADDRESSES */
11 1
                                                         DECLARE
                                                         CLEAR SFF
                                                                                                    LITERALLY 'OFFDDH', /* MASTER CLEAR */
                                                                                                  LITERALLY 'OFFDOH', 1 GRADE RELIEVED 68-MV J9
                                                         START$0$LO
                                                         START$0$HI
                                                         O$COUNT$LD LITERALLY 'OFFD1H',
O$COUNT$HI LITERALLY 'OFFD8H',
SET$MODE LITERALLY 'OFFD8H',
CMD$37 LITERALLY 'OFFD8H',
                                                         SET$MASK
                                                                                                    LITERALLY 'OFFDFH' ANDRES TOTAL GRADE
                                                         /* 8237 COMMAND - DATA BYTES */
                                                        DECLARE DMA$ADR$TALK POINTER;
DECLARE DMA$ADR$LSTN POINTER;
12 1
13 1
                                                         DECLARE AND CONTROL OF THE PROCESSOR OF THE CONTROL OF THE CONTROL
 14
                                                        RD$TRANSFER LITERALLY '48H',
WR$TRANSFER LITERALLY '44H',
NORM$TIME LITERALLY '20H',
TC$LO1 LITERALLY '0FFH',
TC$LO1 LITERALLY '0FFH',
                                                        TC$LU1 LITERALLY 'OOH',
TC$LU2 LITERALLY 'OOH',
TC$LU2 LITERALLY 'O9D', /* 100 XFERS */
TC LITERALLY 'O1H',
I BYTE;
15 1
                                                        DECLARE
                                                        DMA$WRD$TALK (2) WORD AT (@DMA$ADR$TALK),
                                                        DMA$WRD$LSTN(2) WORD AT (@DMA$ADR$LSTN);
                                                        /* 8291A PORT ADDRESSES */
                                                        DECLARE
16 1
                                                       PORT$OUT LITERALLY 'OFFCOH', /* DATA OUT*/
PORT$IN LITERALLY 'OFFCOH'
STATUS$1 LITERALLY 'OFFC1H', /*INTR STAT 2*/
                                                        STATUS$2
                                                                                                  LITERALLY 'OFFC2H', /* INTR STAT 2 */
                                                        ADDR*STATUS LITERALLY 'OFFC4H',
COMMAND*MOD LITERALLY 'OFFC5H', /*CMD PASS THRU */
                         ADDR$0 LITERALLY 'OFFC6H', /* EOS REGISTER */
                                                                                                                                                                                                                                        230832-6
```



```
/* B291A COMMAND - DATA BYTES */(038#203) TUSTUD
  PL/M-86 COMPILER BOARD1 COMPILER BOARD1 TUSTUD
                                                           DECLARE SEASON S
  17 1
                                                                ENDSEOI LITERALLY (88H',
                                                               END$EOI LITERALLY '88H',

DNE LITERALLY 'OOH',

PON LITERALLY 'OOH',

RESET LITERALLY 'OOH',

CLEAR LITERALLY 'OOH',

DMA$REG$L LITERALLY 'OH',

MOD1$TO LITERALLY '20H',

MOD1$TO LITERALLY '80H',

MOD1$LO LITERALLY '40H',

EOS LITERALLY 'ODH',

PRESCALER LITERALLY '23H',

HIGH$SPEED LITERALLY 'OPFFFH',
                                                                ATGH#SPEED LITERALLY 'OAAH',
OKAY LITERALLY 'OFFFFH',
XYZ BYTE WORD,
BO LITERALLY 'O2H',
BI LITERALLY 'O1H',
ERR LITERALLY 'O4H';
                            /* CODE BEGINS */EARTO AL TRABLOS (SERVITATE) TUSTUO
 18 1 START91: ** EMBITOMUS REMETEL J ROS TEMES TIME **
                                    OUTPUT (STATUS$2) =CLEAR, /* SHUT-OFF DMA REQ BITS TO */
/* PREVENT EXTRA DMA REQS */
/*FROM 8291A */
/* MANIPULATE DMA ADDRESS VARIABLES */
                                                                /* MANIPULATE DMA ADDRESS VARIABLES */
                                           DMA$ADR$YALK =(@BUFF1);
DMA$ADR$LSTN =(@BUFF2);
DMA$WRD$TALK(1)=SHL (DMA$WRD$TALK(1), 4);
DMA$WRD$TALK(0)=DMA$WRD$TALK (0) + DMA$WRD$TALK (1);
DMA$WRD$LSTN(1)=SHL (DMA$WRD$LSTN (1), 4);
DMA$WRD$LSTN(0)=DMA$WRD$LSTN (0) +DMA$WRD$LSTN (1);
 19 1
 22 1
 23 1
 24 1
                                 INIT377: /* INIT 8237 FOR TALKER FUNCTIONS */ 8000 TURNO E
                                           OUTPUT (CLEAR$FF) =CLEAR;/* TOGGLE MASTER CLEAR */
OUTPUT (CMD$37) =NORM$TIME;
OUTPUT (SET$MODE) =RD$TRANSFER;
OUTPUT (SET$MASK) =CLEAR;
OUTPUT (START$0$LO) =DMA$WRD$TALK (0);
 26 1
27 1
28 1
29 1 OUTPUT (SET$MASK) =CLEAR;
OUTPUT (START$O$LO) =DMA$WRD$TALK (0);
30 1 DMA$WRD$TALK (0) =SHR (DMA$WRD$TALK (0), 8);
/* INIT 8291A FOR TALKER FUNCTIONS */
PL/M-86 COMPILER BOARDS
                                                                                                                                                                                                                                                                   230832-7
```



```
OUTPUT (EOS$REG) =EOS;
                   OUTPUT (COMMAND$MOD) =END$EOI; /* EOI ON EOS SENT */
35 1
                   OUTPUT (COMMANDSHID) =MOD1$TO; /* TAI
OUTPUT (COMMAND$MOD) =PRESCALER,
OUTPUT (COMMAND$MOD) =HIGH$SPEED;
                                             =MGD1$TO; /* TALK ONLY */
36
   1
37
38
39
                   DO WHILE (INPUT (STATUS$1) AND BO) =0;
END; /* WAIT FOR BO INTR */
OUTPUT (PORT$OUT) = OAAH;
40
41
42
    1
43
                    DO WHILE (INPUT (STATUS$1) AND ERR) = ERR;
                    DO WHILE (INPUT (STATUS$1) AND BO) = 0;
END; /* WAIT FOR BO INTR */
OUTPUT (PORT$OUT) =OAAH;
44
45
    3
46
    2
                      OUTPUT (PORTSOUT) =OAAH;
47
                    END;
                   OUTPUT (STATUS$2) =DMA$REQ$T; /* ENABLE DMA REGS */
48
49 1
                       DO WHILE (INPUT (CMD$37) AND TC) C
                        DO WHILE (INPU) (STILLE) /* WAIT FOR TC = 0 */ YJJARATIJ OZ
50 2
51 1
                    INIT37L;
                    OUTPUT (STATUS$2) =CLEAR; /* DISABLE DMA REGS */
                    /* INIT 8237 FOR LISTENER FUNCTIONS */
52 1 OF STEE OF OUTPUT C(CLEAR$FF) O=CLEAR; /* TOGGLE MASTER RESET */
53 2 No 2038 APR
                   OUTPUT (CMD$37) =NORM$TIME;
OUTPUT (SET$MODE) =WR$TRANSFER;
54 1
55 1
                   OUTPUT (SET$MASK) =CLEAR;
OUTPUT (START$O$LO) ==DMA$WRD$LSTN (0);
56
57 1
                   DMA$WRD$LSTN (0) =SHR (DMA$WRD$LSTN (0), 8);
58
   1
     OUTPUT (START $0$HI)
                                  =DMASWRDSLSTN (0);
             OUTPUT (0$COUNT$LO) =TC$LO1;
OUTPUT (0$COUNT$HI) =TC$HI1:
59
   1
60 1
              /* INIT 8291A FOR LISTENER FUNCTIONS */
                   OUTPUT (COMMAND$MOD) =RESET,
                   OUTPUT (ADDR$STATUS) =MOD1$LG; /* LISTEN ONLY */
62 1
                   OUTPUT (COMMAND&MOD) =PON;
63 1
64 1
                   DO WHILE (INPUT (STATUS$1) AND BI) =0;
                   END; /* WAIT FOR BI INTR */
XYZ = INPUT (PORT$IN);
65 2
66 1
67 1
            OUTPUT (STATUS$2) =DMA$REQ$L; /* ENABLE DMA REQS */
68 1
                   DO WHILE (INPUT (STATUS$1) AND DNE)
                   /* WAIT FOR EDI RECEIVED */
                                                                                230832-8
```





```
PL/M-86 COMPILER BOARD 1
                                      70 1 CMPBLKS SORADE BLOOM TO MODIFIED IN THE BOARD 1 17 AB-HT 15 11-8181
                                                                                                       /* COMPARE THE TWO BUFFERS CONTENTS */ YE GRADUMI RELIGIOUS
                                                                                                      MATCH=CMPB (@BUFF1, @BUFF2, 100);
                                       71 1
                                                                                                      IF MATCH = OKAY THEN GOTO START91;
                                                                     * SEND ERROR MESSAGE IN BUFFER 3 */
                                                         /* FOR THE END INTERNOPT BIT TO DECOME ACTIVE #/
                                       73
                                                   2 1
                                                                                         CALL CO (BUFF 3 (I) ); AND THE END; END; AND THE END AND THE END THE E
                                       74
                                       75
                                                                                                      GOTO START91;
                                       76
                                                         1
                                      77 1
                                                                                                      FND:
MODULE INFORMATION:
                      CODE AREA SIZE =01DBH 475D
                                    CODE AREA SIZE =010BH 475D CONSTANT AREA SIZE =0075H 117D VARIABLE AREA SIZE =0070H 112D MAXIMUM STACK SIZE =0006H 6D 243 LINES READ 0 PROGRAM ERROR (S)
END OF PL/M-86 COMPILATION
                                                                                                                                                                                                                                                                                                                                     230832-9
                                                                                                                                               /* BERIA PORT ADDRESSES */
```

PORTBOUT LITERALLY OFFCOH'.

PORTSIN LITERALLY OFFCOH'. A DATA IN #/
STATUS#: LITERALLY OFFCOH'. A INTR STAT 1 #/
STATUS#: LITERALLY OFFCOH'. A INTR STAT 2 #/
STATUS#: LITERALLY OFFCOH'. A ADDR STAT 2 #/
COMMAND#MOD LITERALLY OFFCOH'. A CMD PASS THRU #/

```
ISIS-II PL/M-B6 V1.1 COMPILATION OF MODULE BOARD2
OBJECT MODULE PLACED IN . F1: BRD2, OBJ
COMPILER INVOKED BY: PLM86TH F1: BRD2, SRC
                   /* BOARD 2 TPT PROGRAM */
                   IF MATCH = ORAY THEN CO \* STARTSI: *\
                   /* THIS BOARD LISTENS TO THE OTHER BOARD (1) */
                   /* AND DMA'S DATA INTO A BUFFER, WHILE WAITING */
                   /* FOR THE END INTERRUPT BIT TO BECOME ACTIVE */
                   /* UPON END ACTIVE, THE DATA IN THE BUFFER IS */
                   /* SENT BACK TO THE FIRST BOARD VIA THE GPID */
                   /* WHEN THE BLOCK IS FINISHED THE 8291A IS */
                   /* PROGRAMMED BACK INTO THE LISTENER MODE */
              BOARD2
              DO:
                   /* 8237 PORT ADDRESSES */
2
                   DECL ARE
                                 LITERALLY HEG O'OFFDDH',
                   CLEAR$FF
                                                            /*MASTER CLEAR */
                   STARTSOSLO LITERALLY HEROOMOFFDOH' ASTA ABRA THATEMOS
                                 LITERALLY HOTOGOFFDOH', THE ASPA THEATPAY
LITERALLY HADDOO'OFFDIH', THE MONTE MUMIESAN
                   START$0$HI
                   DSCOUNTSLO
                                                 'OFFDIH', DAIR BRULL CAS
                   O$COUNT$HI
                                  LITERALLY
                   SET$MODE
                                  LITERALLY
                                  LITERALLY OFFD8H',
LITERALLY OFFDFH',
                   CMD$37
                   SET MASK
                   /* 8237 COMMAND - DATA BYTES */
3 1
                   DECLARE
                   RD$TRANSFER
                                  LITERALLY
                                                  '44H',
                   WR$TRANSFER
                                  LITERALLY
                   ADDR$1A
                                  LITERALLY
                                                  '00H',
                   ADDR$1B
                                  LITERALLY
                                                  '01H'
                   NORMSTIME
                                  LITERALLY
                                                 '20H'.
                   TC$LD1
                                  LITERALLY
                                                  OFFH'
                                                  '00H',
                   TC$HI1
                                  LITERALLY
                   TC$LD2
                                  LITERALLY
                                                 '99D',
                   TC$HIZ
                                  LITERALLY
                                                 '00H',
                             LITERALLY '01H',
                   TC
                   /* 8291A PORT ADDRESSES */
                   DECLARE
                   PORT$OUT
                                  LITERALLY
                                                  'OFFCOH',
                                                 'OFFCOH', /* DATA IN */
                   PORT$IN
                                  LITERALLY
                                  LITERALLY
                   STATUS$1
                                                 'OFFC1H', /* INTR STAT 1 */
                                                 'OFFC2H', /* INTR STAT 2 */
'OFFC4H', /* ADDR STAT */
                   STATUS$2
                                  LITERALLY
                   ADDR$STATUS
                                  LITERALLY
                                                 'OFFC5H', /* CMD PASS THRU */
                   COMMAND$MOD
                                  LITERALLY
                                                                              230832-10
```

```
ADDR$0 LITERALLY 'OFFC6H', EDS$REG LITERALLY 'OFFC7H', /* EDS REGISTER */
                          /* 8291A COMMAND - DATA BYTES */
                    DECLAREIRE RABIN WE CLEAR BEFINDED TOTTO
 5
                  END$EDI LITERALLY '88H',

DNE LITERALLY '10H',

PON LITERALLY '00H',

RESET LITERALLY '02H',

CLEAR LITERALLY '00H',

DMA$REG$T LITERALLY '10H',

DMA$REG$T LITERALLY '20H',

MODI$TO LITERALLY '20H',
                          MOD1$TO LITERALLY '80H',
MOD1$LO LITERALLY '40',
               MDD1%LO LITERALLY '40',
EOS LITERALLY 'ODH',
PRESCALER LITERALLY '23H',
HIGH%SPEED LITERALLY 'A4H',
XYZ BYTE,
BO LITERALLY '02H',
BI LITERALLY '01H',
ERR LITERALLY '04H',
                   6 1
                          OUTPUT (STATUS$2) =CLEAR: /* END INITILIZATION STATE */
                          /* INIT 8237 FOR LISTENER FUNCTION */
                   INIT37L; (OR GMA (INPUT (STATUS)) OF GMB (OR GMA) (INIT37L; V* SIMI ON ROAT (FORTHOL) TOTTOO (FORTHOL) TOTTOO
                          DUTPUT (CLEAR$FF) =CLEAR; /* TOGGLE MASTER RESET */
8 1
                          OUTPUT (CMD$37) =NORM$TIME;
                          OUTPUT (SET$MODE) =WR$TRANSFER, /* BLOCK XFER MODE */
OUTPUT (SET$MASK) =CLEAR;
OUTPUT (START$0$LD) =ADDR$1A;
9
10 1
11 1
                         OUTPUT (STARTSOSHI) COMPANIA;
OUTPUT (STARTSOSHI) COMPANIA;
OUTPUT (GSCOUNTSLO) = TC$LO1;
OUTPLUT (O$COUNT$HI) = TC$HI1;
12
13 1
14 1
                          /* INIT 8291A FOR LISTENER FUNCTIONS */
                         OUTPUT (COMMAND$MOD) =RESET;
OUTPUT (ADDR$STATUS) =MOD1$LO;
OUTPUT (COMMAND$MOD) =PON;
15 1
16 1
17 1
                          OUTPUT (COMMAND$MOD) =PUN,
DO WHILE (INPUT (STATUS$1) AND 31) =0;
18 1
                         DO WHILE (INPUT (STATUS$1) AND 31; -0; END; /* WAIT FOR BI INTR */* HOOGO STIR ASA BUDD STIR ASA BUDD STIR ASA BUDD STIR ASA BUDD STIR ASA BURD OUTPUT (STATUS$2) =DMA$REQ$L; HOOGO STIR ASA BURD STIR ASA BURD OUTPUT (STATUS$2)
19 2
20 1
21 1
                          /* WAIT UNTIL EDI RCVD AND END INTR-BIT SET */ CARR SEMILE SET
                           DO WHILE (INPUT (STATUS$1) AND DNE ) C> DNE;
22 1
                                                                                                        230832--11
```



```
PL/M-86 COMPILER BOARD2
                                  END; "OFFCSH", A COS REGISTER (EDEARED LITERALLY OFFCSH") /* COS REGISTER (EDEARED LITERALLY OFFCSH") /* COS REGISTER
 23 1
 24 1
                                    /* INIT 8237 FOR TALKER FUNCTION */
                                  OUTPUT (STATUS$2) =CLEAR; /* CLEAR 8291A DRQ */
                                  OUTPUT (CLEAR$FF) =CLEAR;
OUTPUT (CMD$37) =NORM$TIME; YJJARSTIJ ( 10380M
 25 1
 26 1
                                  OUTPUT (SET$MODE) =RD$TRANSFER; /* BLOCK XFER MODE */
OUTPUT (SET$MASK) =CLEAR;
 27 1
                                  OUTPUT (SET$MASK) =CLEAR;
OUTPUT (START$0$L0) = ADDR$1A;
 28 1
 29 1
                                 OUTPUT (START'$0$HI) ==ADDR$1B;
OUTPUT (G$COUNT$LO) =TC$LO2;
OUTPUT (G$COUNT$HI) =TC$HI2;
 30 1
 31 1
 32 1
                                 /* INIT 9291A FOR TALKER FUNCTION */
                                  OUTPUT (EOS$REG) =EOS;
                                 OUTPUT (COMMAND$MOD) == ND$EQI: /* EQI ON EQS SENT */
OUTPUT (ADDR$STATUS) =MOD1$TQ: /* TALK ONLY */
OUTPUT (COMMAND$MOD) =PRESCALER;
OUTPUT (COMMAND$MOD) =HIGH$SPEED;
OUTPUT (COMMAND$MOD) =PON;
 35 1
36 1
38 1
39 1
                                  DO WHILE (INPUT (STATUS$1) AND BO) =0;
 40 2
                                  END; /* WAIT FOR BO INTR */
41 1 = OAAH; OUTPUT (PORT$OUT) =OAAH; OB (COBUTATE) TUSTUS
42
                                  DO WHILE (INPUT (STATUS$1) AND ERR) =ERR;
                                 DO WHILE (INPUT (STATUS$1) AND BO) =0;
END; /* WAIT FOR BO INTR */
43 2
44
         3
45
                                      DUTPUT (PORT$DUT) =OAAH;
       OUTPUT (CLEARANT) = CLEAR / TOGOLE MASTER RIGHT
46
       1 (STATUS$2) 93 =DMA$REQ$T; (30004133) TUSTUG
47
                                 /* WAIT FOR TC=0 */ RABID= (RBAMATRE) TUTTUO
48
                                           DO WHILE (INPUT (CMD$37) AND TC) (> TC; UO
49
                                           END: (DOSCOUNTSHID) = TOSHID: (DOSCOUNTSHID)
50 1
                     GOTO START91;
                                    /* INIT BRPIA FOR LISTENER FUNCTIONS */
51 1
                     END;
MODULE INFORMATION
         CODE AREA SIZE =0122H
                                                                          END: /* WAIT FOR BI INTR #000 OD OF THE PROPERTY OF THE PROPER
         CONSTANT AREA SIZE =0000H
         VARIABLE AREA SIZE =0001H 1D MAXIMUM STACK SIZE =0000H 0D
         152 LINES READ - THE TIN-RTHI GHE GUA GVOR IGH LITHU TIAU AV
         O PROGRAM ERROR (S)
                                                                                                                                                                                    230832-12
```



APPENDIX C SOFTWARE FOR HP 9835A

```
10 REM SEND IN
TERRACE CLEAR
20 ABDRILO 7
30 REM FORCE E
RRORS UNTIL LIST
ENERS ACTIVE
40 Frcerr: OUT
PUT 704 USING "#
'K'!" B"
50 Chkstst: ST
ATUS 715tat1.sta
12:5tat3.stat4
60 Errejtat2 A
ND 1 IF Err=1 TH
                                                                                                                                                                                                                                                                                                                ORMING SERIAL PO
                                                                                                                                                                   Stat4
170 Srq=BINAND(
Stat1, 128)
180 IF Srq=0 TH
EN GOTO Keyen
190 OFF KED
                                                                                                                                                                                                                                                                                                                                                                                                                                                       R 784
                                                                                                                                                                                                                                                                                                              ORMING SERIAL PO
LL TO GET STATUS
690 PRINT CHR$(
12), "GROUP EXECU
12), "Status = ";
130 PRINT CHR$(
12), "Status = ";
14 NND = ? (HIT
14 FOR LIST)"
240 Dxfer=BINAN
120 RETURN
1510 Dxfer>BINAN
1520 IF Dxfer>0
740 PRINT CHR$(
750 GOTO Keven
12), "SELECTIVE D
531 RCUP: REM R
EVICE CLEAR SENT
EADY TO RCY CHAR
                                                                                                                                                                      200 PRINT CHR$(
12), "SRQ RECEIVE
                                                                                                                                                                 12), SRU RECEIVE
210 PRINT "SHD
110 PRARLEL POL
LRESPONSE MESSA
EZO REM EXECUTI
NG PARALLEL POLL
230 PRO11byte=P
POLL(7)
240 PRINT "PARA
LLEL POLL BYTE =
"iPpd11byte
250 PRINT "---
                                                                                                                                                                                                                                                                                                             Distatt:)

520 IF Dxfer>0
THEN GOTO RCVP
530 GOTO KCVP
531 RCVP: REM R
EADY TO RCV CHAR
$ FROM GPIB
540 DIN GE180]
550 ENTER 704 U
SING "%: T': G$
560 PRINT CHR$(
12): G$
570 PRINT "COMM
RND = ? (HIT
"H' FOR LIST)"
580 GOTO KEVEN
590 REM LNIERRU
PT SERVICE ROUTI
NES
  ND 1
70 IF Err=1 TH
EN GOTO Frcerr
80 PRINT CHR*(
12), 'LISTENERS A
RE ON LINE
90 REM CONFIGU
RE PPOLL
100 PPOLL CONFI
GURE 7041 "000001"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 750 PRINT TOMM

760 PRINT COMM

AND = ? (HIT

'H' FOR LIST) TO

770 RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -----
                                                                                                                                                                     268 Prolibyte=B
INAND(Prolibyte,
                                                                                                                                                                 INHMU[Prollbyte
8]
270 IF Prollbyte
e=0 THEN GOTO F6
291 PRINT "SR"
NOT FROM 8291"
HOT FROM 8291"
THE FOR LIST"
790 GOTO Keven
300 P8291: PRINT
C 8291 ... THE
ENTERPRISE"
310 PRINT "PERF
  ! response on
bit 4
120 PRINT CHR:
12), "PARALLEL PO
LL CONFIGURED"
130 REM ENABLE
KEYBOARD INTERRU
                                                                                                                                                                                                                                                                                                           990 REM INTERRU
PT SERVICE ROUTI
NES
600 REM GET KEY
BORRD DATH
610 Whatkey: DI
M K#5801
620 K*=KBD#
630 IF K*="G" T
HEN GOTO Dec
650 IF K*=""" T
HEN GOTO Ren
660 IF K*="" T
HEN GOTO Ren
660 IF K*="" T
HEN GOTO Whit
680 Get: TRIGGE
PT
148 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
150 Keyen: ON K
BD GOSUB 610
160 STATUS 7;St
at1,Stat2,Stat3,
                                                                                                                                                                                                  230832-13
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Send DEC m
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                230832-14
                                                                                                                                                                                                                                                        940 Xmit: DIM A
$180]
958 PRINT CHRs(
12)."Enter data
to send and hit
CONTINUE"
958 INPUT As
978 QUIPUT 704;
RF EDI 776
958 PRINT "COMM
RMD = ? (HIT
"H* FOR LIST)"
990 RETURN
1000 END
230832-15
                                                                                                                                                      S88 PRINT " P Send REM L
OC message"
890 PRINT " X
Xnits keyb
oard input to 82
91"
                                                                                                                                                     91"
900 PRINT " H
Prints thi
s table"
910 PRINT " "
920 PRINT "...
90 ahead, TRY IT
                                                                                                                                                       930 RETURN
```



APPENDIX D SOFTWARE FOR HP 8088/HP 9835A VIA GPIB

```
PL/M-86 COMPILER HPIB
  ISIS-II PL/M-86 V1. 1 COMPILATION OF MODULE HPIB
  OBJECT MODULE PLACED IN : F1: HPIB. OBJ
  COMPILER INVOKED BY: PLMB6 : F1: HPIB. SRC LARGE
748 TRIHT CHRAS
121-78CEC 11VE D
LVIGE CLEAR SENT
                                     HPIB:
                                    /*
                                     PARAMETER DECLARATIONS
                                     #/
                                     DO;
 2 0 1
                                    DECLARE
ADDR$HI LITERALLY '01H',
ADDR$LO LITERALLY '00H',
ADSC LITERALLY '01H',
BI LITERALLY '01H',
BO LITERALLY '02H',
CHAR$COUNT BYTE,
CHAR BYTE,
CHAR BYTE,
CHARS(BO) BYTE,
CLEAR LITERALLY '00H',
CPT LITERALLY '00H',
CRLF LITERALLY '00H',
DEC LITERALLY '08H',
DMA$ADR$LSTN POINTER,
                                    CHAR BYTE,
CHARS(80) BYTE,
CLEAR LITERALLY 'OOH',
CPT LITERALLY 'SOH',
CRLF LITERALLY 'OAH',
DEC LITERALLY 'OSH',
DMA$ADR$LSTN POINTER,
DMA$ADR$TALK POINTER,
DMA$WRD$TALK(2) WORD AT (@DMA$ADR$LSTN),
DMA$REG$L LITERALLY '10H',
DMA$REG$T LITERALLY '20H',
DME LITERALLY '10H',
                                      DNA LITERALLY '20H',
DNE LITERALLY '10H',
ENDSEOI LITERALLY '88H',
EOS LITERALLY '0DH',
ERR LITERALLY '04H',
QET LITERALLY '20H',
I BYTE.
                                    GET LITERALLY '20H',
I BYTE.
LISTEN LITERALLY '04H',
MLA LITERALLY '04H',
MODE$1 LITERALLY '01H',
NO$BMA LITERALLY '00H',
NO$RSV LITERALLY '00H',
NORM$TIME LITERALLY '20H',
PON LITERALLY '00H',
PPC LITERALLY '05H',
PPC LITERALLY '05H',
PPCL$CNFG$FLAG LITERALLY '01H',
                                      PPOLLSCNFGSFLAG LITERALLY '01H'
                                      PPOLLSENSBYTE BYTE,
PRISBUF(80) BYTE AT
                                     RD$XFER LITERALLY '48H',
RESET LITERALLY '02H',
REMC LITERALLY '02H',
RSV LITERALLY '40H',
                                                                                                 '48H',
                                      RXRDY
                                                                   LITERALLY '02H',
                                                                                                                                                                                                  230832-16
```


```
PL/M-es comp
```

```
PL/M-86 COMPILER
                        HPIB
                               LITERALLY '40H', CTATRELLIGGE TUGTUD
                 SRGS
                 STAT1 BYTE,
STAT2 SOPE- BYTE, GA (TAYSELLOSS) TUSHI) BLINN DO
                               LITERALLY '02H',
                 TALK
                 TASORSLA BYTE,
TRG LITERALLY '41H', SOME TATES LIGHT TO LITERALLY '01H',
                 TCSHI
                           LITERALLY
                                              '00H',
                                               'OFFH', 'O1H', 'C2XXX) BROUGEDORR CO
                 TCSLO
                               LITERALLY
                                              'OFFH',
                 TXRDY
                               LITERALLY
                              LITERALLY '44H', STYR XXX
                 UDC
                         BYTE,
                 WRSXFER
                 DO MHILE (IMPUT (BERBETÄT) AND TXRBY)</TKRDY:
                 PORT DECLARATIONS
   3 1
                 DECLARE
                 ADDR$O LITERALLY 'OFFC6H',
ADDR$STATUS LITERALLY 'OFFC6H',
CLEARSFF LITERALLY 'OFFDDH',
CMD$37 LITERALLY 'OFFDBH',
                 COMMANDSMOD LITERALLY 'OFFCSH',
COUNTSHI LITERALLY 'OFFDIH',
                 COUNT$LO
                                             OFFD1H ( MODERAND
                               LITERALLY
                COUNT&LO LITERALLY 'OFFDIH',
CPT$REG LITERALLY 'OFFCOH',
EOS$REG LITERALLY 'OFFCOH',
PORT$IN LITERALLY 'OFFCOH',
SER$DATA LITERALLY 'OFFFOH',
SER$STAT LITERALLY 'OFFFOH',
                SET*MASK LITERALLY 'OFFDFH', SET*MODE LITERALLY 'OFFDBH',
                 SPOLLSSTAT LITERALLY
                                             'OFFC3H',
                 STARTSHI
                               LITERALLY OFFDOH',
                STARTSLO
                               LITERALLY
                                             'OFFDOH',
                STATUS$1
                               LITERALLY
                STATUS$2
                               LITERALLY 'OFFC2H';
                /* crt messages list */
                DECLARE GETSMSG(11) BYTE DATA (ODH, OAH, 'TRIGGER', OAH, ODH);
       1
  5
                DECLARE DEC$MSQ(16) BYTE DATA (ODH, OAH, 'DEVICE CLEAR', OAH, ODH);
       1
  6
       1
                DECLARE REMCSMSQ(10) BYTE DATA (ODH, OAH, 'REMOTE', ODH, OAH);
       1
                DECLARE CPT$MSQ(22) BYTE DATA (ODH, OAH, 'UNDEF CMD RECEIVED', OAH, ODH);
                DECLARE HUHSMSG(11) BYTE DATA (ODH, OAH, 'HUH ???', ODH, OAH);
                     /* called procedures */
  9
     1
                REGSER:
                               PROCEDURE;
                                                                                                230832-17
```



```
PL/M-86 COMPILER
                   HPIB
                     OUTPUT (SPOLL#STAT)=TRG; Y.L.ARRITLE STATE
 10
      2
  11
                     DO WHILE (INPUT (SPOLL$STAT) AND SRGS)=SRGS;
  12
                     OUTPUT (SPOLL$STAT)=NO$RSV; VALABETTI DAT
  13
      2
 14
      2
                     END REGSER;
 15
             CO: PROCEDURE (XXX);
 16
      2
                     DECLARE
                                BYTE; THAP YALARATIA REFRER
                      XXX
 17
                     DO WHILE (INPUT (SER$STAT) AND TXRDY) C>TXRDY;
 18
 19
                     OUTPUT (SERSDATA)=XXX;
 20
      2
                 END CO:
 21
             HUH:
                         PROCEDURE;
 22
                         DO I=0 TO 10;
 23
                          CALL CO (HUH$MSG(I));
                         END:
      2
                     END HUH;
                     PROCEDURE; "HEGGEO" YALIARETAL GORAGO
 26
      1
             CI:
 27
      2
                     IF (INPUT (SERSSTAT) AND RXRDY)=RXRDY THEN
 28
                                    CONTANT LITERALLY OFFICER
      2
 29
      3
                             1=0:
 30
      3
                             CHAR$COUNT=0;
 31
      3
                                CHAR=(INPUT (SERSDATA) AND 7FH);
             STORESCHAR:
                             CHAR*COUNT=CHAR*COUNT+1;
CALL CO (CHAR);
CHARS(I)=CHAR;
I=I+1;
IF CHAR <> CRLF THEN
 32
      3
 33
      3
 34
      3
 35
      3
 36
      3
 37
      3
 38
                                  DO WHILE (INPUT (SERSSTAT) AND RXRDY) CORXRDY;
                            END;
GOTO STORESCHAR;
END;
CALL REGSER;
 39
 40
 41
 42
      3
 43
                         END;
 44
                    END CI;
 45
             TALKSEXEC: PROCEDURE;
 46
             OUTPUT (STATUS$2)=CLEAR;
        DECLARE DECEMBERS OF THE DATE DATE CODE, ONE 'DEVICE CLEAR'S DEEL OCHS OF THE DATE OF THE CODE, ONE CREATER AND CODE.
  manipulate address bits for DMA controller */
 47
     2
                    DMA$ADR$TALK=(@CHARS);
 48
                     DMASWRDSTALK(1)=SHL(DMASWRDSTALK(1), 4);
 49
     2
                    DMASWRDSTALK(0)=DMASWRDSTALK(0)+DMASWRDSTALK(1);
50
     2
                    OUTPUT (CLEARSFF)=CLEAR;
                                                                              230832-18
```





95	1	ADSC\$EXEC:	PROCEDURE: MERCAR (ECONATES) TURTUD		
			CUTFUT (SETBRASK) *CLEAR;		0.00
96	2	TASC	DR\$LA=INPUT (ADDR\$STATUS);		8.8
			CUTPUT (STARTSHI) #DMASHRDSTALKID):		
97	2	IF ((TASORSLA AND TALK)=TALK THEN		
98	2		CALL TALKSEXEC: (000 CARETONICO) TURTUR		
99	2	IF ((TASORSLA AND LISTEN)=LISTEN THEN		
100	2		CALL LISTENSEXEC;		
101	2	END	ADSC\$EXEC; GENGHE-(GDMPGHAMESS) TUSTUS		
102	1	GETSEXEC:	PROCEDURE; (SEGUTATE) TURNEY BUINN DE		
103	2		DO I=O TO 10;		
104	3		CALL CO (GET\$MSG(I)); CONTROL TURNO		
105	3		END;		
106	2	END	GETSEXEC; A (108UTATE) YURMIN BUILDED	8	
			IDE CHA (IRPUTATE) TURNI) BLIEN DO		
107	1	DEC\$EXEC:	PROCEDURE;		
108	2		DO I=O TO 15:MAGELTUGETEGES TUETUG		
109	3		CALL CO (DECSMSG(I));		
110	3		END: (Tegasand=(Sebutats) Tustus		
111	2	END	DEC\$EXEC;		
			END TALK SEXES		
112	1 2	REMUSE XEC:	PROCEDURE; DO I=O TO 9; (300.033.039) (338.36.03781.)		
114	3		CALL CD (REMC\$MSG(I));		
115	3		END: STABLE (SERVITATE) TURTUE		
116	2	END	REMCSEXEC; GRASIO TOTO		
110		END	DUTPUT (CMCNOT) HERRETTERS		
			GUTPUT (SET SHODE) SHEEKER		
117	1	PPOLLSCON:			
			CERANJO DESTELLARGADASC		
118	2	OUTF	PUT (COMMANDSMOD)=PPOLLSCNFGSFLAG;		
			DMANURDSLETM(0)=DMANURDSLETM(0)+DMASS		
119	2		PPOLLSCON; BURGER BAMGA (GURTRATE) TURTUD		
			DEMONSTREE STRICT - SHRICKARDER STRICT (0) - 81		
120	1	PPOLLSEN:	PROCEDURE; BURGARRANGE (IMSTRATS) TUATUO		
121	2		L\$EN\$BYTE=(UDC AND 6FH); TUNGO) TUNTUG		
122	2	OUTF	OUT (COMMANDSMOD)=PPOLLSENSBYTE;		
123	2	END	PPOLLSEN; 123X30K3737J GM3		
124		CPTSEXEC:	PROCEDURE; DO I=O TO 21;		
125	2		DU 1=0 TO 21;		
126	3		CALL CD (CPT*MSG(I));		
12/	3		END;		
128	2		UDC=INPUT (CPT*REG); SALARY DE LAR		98
129	2		IDC=(IDC AND 75H)		
130	2		UDC=(UDC AND 7FH); IF (UDC AND PPC)=PPC THEN		
131	2		CALL PPOLLSCON;		24
			OTHER THREE PORT AND AND AND ADDRESS OF THE PARTY OF THE		
132	2		IF (UDC AND PPESMASK) = PPESMASK THEN		
133	2		CALL PPOLLSEN;		
				230832	2-20



	se curi	PILER	HPIB					81.994	RELI		
				00745450							
134	2		END	CPTSEXEC;							171
		/#					ATBINGT				
		#/	N CODE							9.	173
135	1	INIT									174
			OUTPUT	(CLEAR\$FF)	=CLEAR;		,10	סדם כא			
136	1		OUTPUT	(COMMANDSM	IOD) =RESI	ET;					
137	1		OUTPUT	(ADDR\$STAT	'US) =MODI	E\$1;					
138	1			(ADDR\$0)	=MLA;						
139	1		OUTPUT	(STATUS\$2)	=NOSDMA;						
140	1		OUTPUT	(COMMANDSM	IOD) =PON	,					176
141	1	LIST	ENERS:								
			/* resp	onse to lis	teners che	ck */					STINGON
			DO WHIL	E (INPUT (S	STATUS\$1) A	ND BI)=	:0;				
142	2		END;			001			ABRA 3		
						MINE A	HACCO				
143	1		XYZ=INP	UT (PORTSIN	1);						
144	1		XYZ=INP	UT (STATUS							
				OI COIMIOS	15);						
145	1 8	CMD:		OT COTATOS.	1211					81X_JRI_1X	
145	1 8		TAT:					OITAJI		-8/L/R-1	
145	1 83	CMD:	TAT:	status reg		interp		OITAJI		-81_PE -3	
145	1 51	CMD:	TAT: /* read		isters and	interp		OITAJI		-8/_PE \	
145	1 88	CMD:	TAT: /* read STAT1=I	status reg	pisters and US\$1);	interp		OITAJI		-B(X_)/SE - Y	
146	1	CMD:	TAT: /* read STAT1=I STAT2=I	status reg NPUT (STATU NPUT (STATU	isters and US\$1); US\$2);	interp		OITAJI		-H_P(')	
		CMD:	TAT: /* read STAT1=I STAT2=I IF (STA	status reg	isters and US\$1); US\$2);	interp		OITAJI		-#_Jq '	
146	1 1	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL	status reg NPUT (STATU NPUT (STATU T1 AND DNE)	jisters and US\$1); US\$2); =DNE THEN	interp		OITAJI		-H_)R '	
146 147 148	1 1 1	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT)	jisters and US\$1); US\$2); =DNE THEN	interp		OITAJI		-MC_29	
146 147 148 149	1 1 1 1 1	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO;	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT)	pisters and US\$1); US\$2); U=DNE THEN	interp		OITAJI		-H_H	
146 147 148 149 150	1 1 1 1 1 1	CMD:	STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT)	gisters and US\$1); US\$2); ==DNE THEN ==CPT THEN	interp		OITAJI		-81_PS_1	
146 147 148 149 150 151	1 1 1 1 1 2	CMD:	STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT\$EXEC; T2=(STAT2 A	gisters and US\$1); US\$2); ==DNE THEN ==CPT THEN	interp		OITAJI		-H_R_1	
146 147 148 149 150 151 152	1 1 1 1 2 2	CMD:	STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT\$EXEC; T2=(STAT2 A	pisters and US\$1); US\$2); U=DNE THEN U=CPT THEN AND OFEH);	interp		OITAJI		-91_75	
146 147 148 149 150 151 152 153 154 155	1 1 1 1 1 2 2 2 2	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CALL STA END IF (STA	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET)	gisters and US\$1); US\$2); =DNE THEN U=CPT THEN AND OFEH); U=GET THEN	interp		OITAJI			
146 147 148 149 150 151 152 153 154	1 1 1 1 1 2 2 2 1	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL END IF (STA DO; CAL	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT\$EXEC; T2=(STAT2 4; T1 AND GET) L GET\$EXEC;	Jisters and JS\$1); JS\$2); =DNE THEN =CPT THEN AND OFEH); =GET THEN	interp		OITAJI		-91_29	
146 147 148 149 150 151 152 153 154 155 156 157	1 1 1 1 2 2 2 1 1 2 2	CMD:	STAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA STA STA	status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET) L GET*EXEC; T2=(STAT2 A;	Jisters and JS\$1); JS\$2); =DNE THEN =CPT THEN AND OFEH); =GET THEN	interp		OITAJI		-81_28	
146 147 148 149 150 151 152 153 154 155 156 157 158	1 1 1 1 2 2 2 1 1 2	CMD:	STAT1=I STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA	status reg NPUT (STATU NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT**EXEC; T2=(STAT2 A; IT AND GET) L GET**EXEC; T1=(STAT2 A;	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); D=GET THEN	interp		OITAJI		-81_28	
146 147 148 149 150 151 152 153 154 155 156 157	1 1 1 1 2 2 2 1 1 2 2 2 1	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END OG; CAL STA END OG; CAL STA END OG; CAL STA END OG; CAL STA END IF (STA	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*SEXEC; T2=(STAT2 A; T1 AND GET) L GET*SEXEC; T2=(STAT2 A; T1 AND DEC)	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); D=GET THEN	interp		OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 156 159 160	1 1 1 1 2 2 2 1 1 1 2 2 2 1 1	CMD:	STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO;	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET) L GET*EXEC; T2=(STAT2 A; T1 AND DEC)	pisters and US\$1); US\$2); =DNE THEN =CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN	interp		OITAJI			
146 147 148 150 151 152 153 154 155 157 158 157 160 161	1 1 1 1 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2	CMD:	STAT1=I STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO; CAL STA END	status reg NPUT (STATU NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET) L GET*EXEC; T1 AND DEC; L DEC*EXEC;	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); D=GET THEN AND OFEH); D=DEC THEN	interp		OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162	1 111222112221122	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL END G; CAL STA END IF (STA DO; CAL STA END IF (STA CAL STA END IF (STA END IF (S	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) LCPT\$EXEC; T2=(STAT2 A); T1 AND GET) L GET\$EXEC; T1=(STAT2 A); T1 AND DEC; LDEC\$EXEC; LDEC\$EXEC;	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); D=GET THEN AND OFEH); D=DEC THEN	interp		OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163	1 1112221122211222	CMD:	STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA END IF (STA END IF (STA END	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT**EXEC; T2=(STAT2 A; T1 AND GET) L GET**EXEC; T2=(STAT2 A; T1 AND DEC) L DEC**EXEC; T1=(STAT2 A; T1=(STAT2 A;	Jisters and JS\$1); JS\$2); =DNE THEN D=CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN			OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163	1 11 12 22 11 12 22 11 12 22 1	CMD:	STAT1=I STAT2=I IF (STA DO; CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO; CAL STA END	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) LCPT\$EXEC; T2=(STAT2 A); T1 AND GET) L GET\$EXEC; T1=(STAT2 A); T1 AND DEC; LDEC\$EXEC; LDEC\$EXEC;	Jisters and JS\$1); JS\$2); =DNE THEN D=CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN			OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 160 161 162 163 164 165	1 111222112221122211	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL END GO; CAL STA END IF (STA DO;	Status reg NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) LCPT\$EXEC; T2=(STAT2 A); T1 AND GET) L GET\$EXEC; T1=(STAT2 A); T1 AND DEC; LDEC\$EXEC; T2=(STAT2 A); T2 AND REMO	Jisters and JS\$1); JS\$2); =DNE THEN =CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN AND OFEH); C)=REMC THE			OITAJI			
146 147 148 149 150 151 152 153 154 155 156 160 161 162 163 164 165	1 11 12 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2	CMD:	FAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO, CAL STA END IF (STA	Status reg NPUT (STATU NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT**EXEC; T2=(STAT2 A; T1 AND GET) L GET**EXEC; T2=(STAT2 A; T1 AND DEC; L DEC**EXEC; T2=(STAT2 A; T2=(S	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN AND OFEH); =C)=REMC THE			OITAJI			
146 147 148 149 150 151 152 153 154 155 156 157 160 161 162 164 165 164 165	1 111222112221122211222	CMD:	STATI=I STATZ=I IF (STATZ=I IF (STA DO; CALL IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO; CAL STA CAL STA DO; CAL STA CAL STA C	status reg NPUT (STATU NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET) L GET*EXEC; T1=(STAT2 A; T1 AND DEC) L DEC*EXEC; T2=(STAT2 A; T2 AND REMC	pisters and US\$1); US\$2); =DNE THEN D=CPT THEN AND OFEH); =GET THEN AND OFEH); =DEC THEN AND OFEH); =C)=REMC THE			OITAJI			
146 147 148 149 150 151 152 153 154 155 156 160 161 162 163 164 165	1 11 12 2 2 1 1 2 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2 2 2 2 2 2 1 1 2	CMD:	TAT: /* read STAT1=I STAT2=I IF (STA CALL IF (STA DO; CAL END IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA DO; CAL STA END IF (STA END IF (STA END END IF (STA END	status reg NPUT (STATU NPUT (STATU NPUT (STATU T1 AND DNE) PRINTER; T1 AND CPT) L CPT*EXEC; T2=(STAT2 A; T1 AND GET) L GET*EXEC; T1=(STAT2 A; T1 AND DEC) L DEC*EXEC; T2=(STAT2 A; T2 AND REMC	Jisters and JS\$1); JS\$2); =DNE THEN =CPT THEN AND OFEH); =DEC THEN AND OFEH); C)=REMC THE	N		OITAJI			





PL/M-	86 COMP	ILER HPIB				
170	1	DO:				
171	2	CALL ADSC	SEXEC;			
172	2		AT2 AND OFEH);			
173	5	END;				
174	1	CALL CI;				
175	1	GOTO CMD;	(CLEARGER) HCLEAR)			
			(COMMANDSMOD) «REBET)		1	
			(ADDRAGTATUS) =MODE¢1:			137
			(ADDREC) =NLAC			
176		END;	(STATUBAR) - (SABUTATE)			
1/0		EMD!	COMMANDENDO:			
MODUL	E INFOR	MATION:	As double evenstall of sens			
	CODE AF	EA SIZE = 0475H	1141D			
		IT AREA SIZE = OOOOH	OM (IS OD			
		E AREA SIZE = 0061H	970			
		STACK SIZE - OCOAH	10D			
		IES READ	of (PORTSIN)			
	O PROGR	RAM ERROR(S)	UT (STATUBEZ):			166
END O	F PL/M-	-86 COMPILATION				
				230832-2	2	
				TATEGR		
			status registers and interpr			
			NEUT (STATUBBI)			
			MANUT (STATUBOS):			
			TI AND DME PAGE THEM		11	
					1 8	
			TI AND OPTI-OPT THEN			

3-94

nection procedure

The Intel® 8292 is a preprogrammed UPITM-41A that applements the Costroller function of the IEEE 8td 188-1978 (GPIB, HP-1B, IEC Bus, etc.). In order to unction the 8292 must be used with the 8291 Talker/mistener and suitable interface and transferver logic such as a pair of Intel 8293s. In this configuration the upper has the potential to be a complete GPIB Controller when driven by the appropriate software. It has he following capabilities: System Controller, send IFC has Controller for measures, Receive Control, Pass Control,

November 1986

iriver software. If the reader wishes to learn more about the UPI-41A espects of the 8292, intel's Application Note AP-41 describes the hardware features and programming characteristics of the device. Additional information on the 8291 way be obtained in the data whet The 2893 is detailed in its data sheet. Both chips will be covered here in the details that relate to the GPITE controller.

he next section of this application note presents an varriew of the GPIB in a tutorial, but comprehensive afore. The knowledgeable reader may wish to skip this

Using the 8292 GPIB Controller

Additional sections cover the view of the 8292 from the CPU's data but, the interaction of the 3 chip types (8291, 8292, 8293), the 8292's antiware protocol and this system lovel hardware/software protocol. A brief description of interrupts and DMA will be followed by an application example. Appendix A contains the course code for the visitent driver software.

GPIB/IEEE ASB OVERVIEW

Design Objectives

WHAT IS THE IEEE 488 (GPIB)?

The experience of designing systems for a variety of applications in the early 1970's caused Hewlott-Fack- and to define a standard intercommunication methanism which would allow them to easily assemble instruction systems of varying degrees of complexity. In a typical situation each instrument designer designed likeliter own nuterince from seratch. Bach one was meached in terms of electrical levels, pin-outs on a connector, and types of connectors. Every time they

Based on this experience, in whene-Packard began to define a new interconnection scheme. They went further than that, however, for they wanted to specify the typical communication protocol for systems of in traments. So in 1972, Hewlen-Packard came out with the first version of the bus which since has been modified and standardized by a committee of several manufacturers, econdinated through the IR-St, to perfect what is now known as the IREE 488 in effect flux (also known as the HPIB, the GPIB and the IRC bus). While this bus specification may not be reduced, it is a good compresible of the various desires and goods of instrumentation

common interconnection mechanism. It fits most in strumentation systems in use today and also fits very well the microcomputer I/O has requirements. The basic design objectives for the GPIB were to:

- Specify a system that is easy to use, but has all of the terminology and the definitions related to that system precisely spelled our so that everyone uses the same language when discussing the GPIB.
- Define all of the mechanical, electrical, and function al interfluce requirements of a system, yet not define any of the device sapects (they are left up to the

meously and not degrade each other's perform

- Allow different manufacturers' equipment to be connected together and work together on the same but
- Deime a system that is good for limited distance in terconnections.
- Dofine a system with trainman restrictions on per formance of the devices.
- 7) Define a bus that allows asynchronous communication with a wide range of data rates.
- 8) Define a low cost system that does not require extensive and elaborate interface logic for the low cost matruments, yet provides higher capability for the ficher cost instrument, it desired.
- Allow systems to oxist that do not need a central controller, that is, communication directly from on instrument to another is possible.

Although the GPIB was originally designed for instrumentation systems, it became obvious that most o these systems would be controlled by a deloniator of computer. With this in mad several medifications were made to the original proposal before its libal adoption as an international standard. Figure 1 lists the salion characteristics of the GPIB as both an instrumentation bus and as a computer I/O bus.



INTRODUCTION

The Intel® 8292 is a preprogrammed UPITM-41A that implements the Controller function of the IEEE Std 488-1978 (GPIB, HP-IB, IEC Bus, etc.). In order to function the 8292 must be used with the 8291 Talker/Listener and suitable interface and transceiver logic such as a pair of Intel 8293s. In this configuration the system has the potential to be a complete GPIB Controller when driven by the appropriate software. It has the following capabilities: System Controller, send IFC and Take Charge, send REN, Respond to SRQ, send Interface messages, Receive Control, Pass Control, Parallel Poll and Take Control Synchronously.

This application note will explain the 8292 only in the system context of an 8292, 8291, two 8293s and the driver software. If the reader wishes to learn more about the UPI-41A aspects of the 8292, Intel's Application Note AP-41 describes the hardware features and programming characteristics of the device. Additional information on the 8291 may be obtained in the data sheet. The 2893 is detailed in its data sheet. Both chips will be covered here in the details that relate to the GPIB controller.

The next section of this application note presents an overview of the GPIB in a tutorial, but comprehensive nature. The knowledgeable reader may wish to skip this section; however, certain basic semantic concepts introduced there will be used throughout this note.

Additional sections cover the view of the 8292 from the CPU's data bus, the interaction of the 3 chip types (8291, 8292, 8293), the 8292's software protocol and the system level hardware/software protocol. A brief description of interrupts and DMA will be followed by an application example. Appendix A contains the source code for the system driver software.

GPIB/IEEE 488 OVERVIEW

Design Objectives

WHAT IS THE IEEE 488 (GPIB)?

The experience of designing systems for a variety of applications in the early 1970's caused Hewlett-Packard to define a standard intercommunication mechanism which would allow them to easily assemble instrumentation systems of varying degrees of complexity. In a typical situation each instrument designer designed his/her own interface from scratch. Each one was inconsistent in terms of electrical levels, pin-outs on a connector, and types of connectors. Every time they

built a system they had to invent new cables and new documentation just to specify the cabling and interconnection procedures.

Based on this experience, Hewlett-Packard began to define a new interconnection scheme. They went further than that, however, for they wanted to specify the typical communication protocol for systems of instruments. So in 1972, Hewlett-Packard came out with the first version of the bus which since has been modified and standardized by a committee of several manufacturers, coordinated through the IEEE, to perfect what is now known as the IEEE 488 Interface Bus (also known as the HPIB, the GPIB and the IEC bus). While this bus specification may not be perfect, it is a good compromise of the various desires and goals of instrumentation and computer peripheral manufacturers to produce a common interconnection mechanism. It fits most instrumentation systems in use today and also fits very well the microcomputer I/O bus requirements. The basic design objectives for the GPIB were to:

- Specify a system that is easy to use, but has all of the terminology and the definitions related to that system precisely spelled out so that everyone uses the same language when discussing the GPIB.
- Define all of the mechanical, electrical, and functional interface requirements of a system, yet not define any of the device aspects (they are left up to the instrument designer).
- 3) Permit a wide range of capabilities of instruments and computer peripherals to use a system simultaneously and not degrade each other's performance.
- 4) Allow different manufacturers' equipment to be connected together and work together on the same bus.
- Define a system that is good for limited distance interconnections.
- Define a system with minimum restrictions on performance of the devices.
- Define a bus that allows asynchronous communication with a wide range of data rates.
- 8) Define a low cost system that does not require extensive and elaborate interface logic for the low cost instruments, yet provides higher capability for the higher cost instruments if desired.
- 9) Allow systems to exist that do not need a central controller; that is, communication directly from one instrument to another is possible.

Although the GPIB was originally designed for instrumentation systems, it became obvious that most of these systems would be controlled by a calculator or computer. With this in mind several modifications were made to the original proposal before its final adoption as an international standard. Figure 1 lists the salient characteristics of the GPIB as both an instrumentation bus and as a computer I/O bus.



Data Rate to reference must envise these lent or sider 1M bytes/s, max 250k bytes/s, typ Multiple Devices and management of solven does an 15 devices, max (electrical limit) 8 devices, typ (interrupt flexibility) Bus Length (CV) and the real of the length (CV) and the length (CV 20 m, max 2 m/device, typ Byte Oriented is reduced a restaurance or an add area 8-bit commands 8-bit data Block Multiplexed Optimum strategy on GPIB due to setup overhead for commands Interrupt Driven Serial poll (slower devices) Parallel poll (faster devices) Direct Memory Access One DMA facility at controller serves all devices on bus Asynchronous One talker 3-wire handshake Multiple listeners I/O to I/O Transfers Talker and listeners need not include microcomputer/controller

Figure 1. Major Characteristics of GPIB as Microcomputer I/O Bus

The bus can be best understood by examining each of these characteristics from the viewpoint of a general microcomputer I/O bus.

Data Rate—Most microcomputer systems utilize peripherals of differing operational rates, such as floppy discs at 31k or 62k bytes/s (single or double density), tape cassettes at 5k to 10k bytes/s, and cartridge tapes at 40k to 80k bytes/s. In general, the only devices that need high speed I/O are 0.5" (1.3-cm) magnetic tapes and hard discs, operational at 30k to 781k bytes/s, respectively. Certainly, the 250k-bytes/s data rate that can be easily achieved by the IEEE 488 bus is sufficient for microcomputers and their peripherals, and is more than needed for typical analog instruments that take only a few readings per second. The 1M-byte/s maximum data rate is not easily achieved on the GPIB and

requires special attention to considerations beyond the scope of this note. Although not required, data buffering in each device will improve the overall bus performance and allow utilization of more of the bus bandwidth.

Multiple Devices—Many microcomputer systems used as computers (not as components) service from three to seven peripherals. With the GPIB, up to 8 devices can be handled easily by 1 controller; with some slowdown in interrupt handling, up to 15 devices can work together. The limit of 8 is imposed by the number of unique parallel poll responses available; the limit of 15 is set by the electrical drive characteristics of the bus. Logically, the IEEE 488 Standard is capable of accommodating more device addresses (31 primary, each potentially with 31 secondaries).

Bus Length—Physically, the majority of microcomputer systems fit easily on a desk top or in a standard 19" (48-cm) rack, eliminating the need for extra long cables. The GPIB is designed typically to have 2m of length per device, which accommodates most systems. A line printer might require greater cable lengths, but this can be handled at the lower speeds involved by using extra dummy terminations.

Byte Oriented—The 8-bit byte is almost universal in I/O applications; even 16-bit and 32-bit computers use byte transfers for most peripherals. The 8-bit byte matches the ASCII code for characters and is an integral submultiple of most computer word sizes. The GPIB has an 8-bit wide data path that may be used to transfer ASCII or binary data, as well as the necessary status and control bytes.

Block Multiplexed—Many peripherals are block oriented or are used in a block mode. Bytes are transferred in a fixed or variable length group; then there is a wait before another group is sent to that device, e.g., one sector of a floppy disc, one line on a printer or type punch, etc. The GPIB is, by nature, a block multiplexed bus due to the overhead involved in addressing various devices to talk and listen. This overhead is less bothersome if it only occurs once for a large number of data bytes (once per block). This mode of operation matches the needs of microcomputers and most of their peripherals. Because of block multiplexing, the bus works best with buffered memory devices.

Interrupt Driven—Many types of interrupt systems exist, ranging from complex, fast, vectored/priority networks to simple polling schemes. The main tradeoff is usually cost versus speed of response. The GPIB has two interrupt protocols to help span the range of applications. The first is a single service request (SRQ) line that may be asserted by all interrupting devices. The controller then polls all devices to find out which wants service. The polling mechanism is well defined and can



be easily automated. For higher performance, the parallel poll capability in the IEEE 488 allows up to eight devices to be polled at once—each device is assigned to one bit of the data bus. This mechanism provides fast recognition of an interrupting device. A drawback is the frequent need for the controller to explicitly conduct a parallel poll, since there is no equivalent of the SRO line for this mode.

Direct Memory Access (DMA)—In many applications, no immediate processing of I/O data on a byte-by-byte basis is needed or wanted. In fact, programmed transfers slow down the data transfer rate unnecessarily in these cases, and higher speed can be obtained using DMA. With the GPIB, one DMA facility at the controller serves all devices. There is no need to incorporate complex logic in each device.

Asynchronous Transfers—An asynchronous bus is desirable so that each device can transfer at its own rate. However, there is still a strong motivation to buffer the data at each device when used in large systems in order to speed up the aggregate data rate on the bus by allowing each device to transfer at top speed. The GPIB is asynchronous and uses a special 3-wire handshake that allows data transfers from one talker to many listeners.

I/O to I/O Transfers—In practice, I/O to I/O transfers are seldom done due to the need for processing data and changing formats or due to mismatched data rates. However, the GPIB can support this mode of operation where the microcomputer is neither the talker nor one of the listeners.




Figure 2. Interface Capabilities and Bus Structure



GPIB Signal Lines

DATA BUS

The lines DI01 through DI08 are used to transfer addresses, control information and data. The formats for addresses and control bytes are defined by the IEEE 488 standard (see Appendix C). Data formats are undefined and may be ASCII (with or without parity) or binary. D101 is the Least Significant bit (note that this will correspond to bit 0 on most computers).

MANAGEMENT BUS

ATN—Attention. This signal is asserted by the Controller to indicate that it is placing an address or control byte on the Data Bus. ATN is de-asserted to allow the assigned Talker to place status or data on the Data Bus. The Controller regains control by reasserting ATN; this is normally done synchronously with the handshake to avoid confusion between control and data bytes.

EOI—End or Identify. This signal has two uses as its name implies. A talker may assert EOI simultaneously with the last byte of data to indicate end of data. The Controller may assert EOI along with ATN to initiate a Parallel Poll. Although many devices do not use Parallel Poll, all devices should use EOI to end transfers (many currently available ones do not).

SRQ—Service Request. This line is like an interrupt: it may be asserted by any device to request the Controller to take some action. The Controller must determine which device is asserting SRQ by conducting a Serial Poll at its earliest convenience. The device deasserts SRQ when polled.

IFC—Interface Clear. This signal is asserted only by the System Controller in order to initialize all device interfaces to a known state. After deasserting IFC, the System Controller is the active controller of the system.

REN—Remote Enable. This signal is asserted only by the System Controller. Its assertion does not place devices into Remote Control mode; REN only *enables* a device to go remote when addressed to listen. When in Remote, a device should ignore its front panel controls.

TRANSFER BUS

NRFD—Not Ready For Data. This handshake line is asserted by a listener to indicate it is not yet ready for the next data or control byte. Note that the Controller will not see NRFD deasserted (i.e., ready for data) until all devices have deasserted NRFD.

NDAC—Not Data Accepted. This handshake line is asserted by a Listener to indicate it has not yet accepted the data or control byte on the DIO lines. Note that the Controller will not see NDAC deasserted (i.e., data accepted) until all devices have deasserted NDAC.

DAV—Data Valid. This handshake line is asserted by the Talker to indicate that a data or control byte has been placed on the DIO lines and has had the minimum specified settling time.




Figure 3. GPIB Handshake Sequence

GPIB Interface Functions

There are ten (10) interface functions specified by the IEEE 488 standard. Not all devices will have all functions and some may only have partial subsets. The ten functions are summarized below with the relevant section number from the IEEE document given at the beginning of each paragraph. For further information please see the IEEE standard.

- SH—Source Handshake (section 2.3). This function provides a device with the ability to properly transfer data from a Talker to one or more Listeners using the three handshake lines.
- 2) AH—Acceptor Handshake (section 2.4). This function provides a device with the ability to properly receive data from the Talker using the three handshake lines. The AH function may also delay the beginning (NRFD) or end (NDAC) of any transfer.
- 3) T—Talker (section 2.5). This function allows a device to send status and data bytes when addressed to talk. An address consists of one (Primary) or two (Primary and Secondary) bytes. The latter is called an extended Talker.

There can be extended Listeners (analogous to extended Talkers above).

- SR—Service Request (section 2.7). This function allows a device to request service (interrupt) the Controller. The SRQ line may be asserted asynchronously.
- RL—Remote Local (section 2.8). This function allows a device to be operated in two modes: Remote via the GPIB or Local via the manual front panel controls.
- PP—Parallel Poll (section 2.9). This function allows a device to present one bit of status to the Controller-in-charge. The device need not be addressed to talk and no handshake is required.
- DC—Device Clear (section 2.10). This function allows a device to be cleared (initialized) by the Controller. Note that there is a difference between DC (device clear) and the IFC line (interface clear).
- 9) DT—Device Trigger (section 2.11). This function allows a device to have its basic operation started either individually or as part of a group. This capability is often used to synchronize several instruments.
- 10) C—Controller (section 2.12). This function allows a device to send addresses, as well as universal and addressed commands to other devices. There may be more than one controller on a system, but only one may be the controller-in-charge at any one time.

At power-on time the controller that is hardwired to be the System Controller becomes the active controller-incharge. The System Controller has several unique capabilities including the ability to send Interface Clear (IFC—clears all device interfaces and returns control to the System Controller) and to send Remote Enable (REN—allows devices to respond to bus data once they are addressed to listen). The System Controller may optionally Pass Control to another controller, if the system software has the capability to do so.

GPIB Connector

The GPIB connector is a standard 24-pin industrial connector such as Cinch or Amphenol series 57 Micro-Ribbon. The IEEE standard specifies this connector, as well as the signal connections and the mounting hardware.

The cable has 16 signal lines and 8 ground lines. The maximum length is 20 meters with no more than two meters per device.




Figure 4. GPIB Connector

GPIB Signal Levels

The GPIB signals are all TTL compatible, low true signals. A signal is asserted (true) when its electrical voltage is less than 0.5 volts and is deasserted (false) when it is greater than 2.4 volts. Be careful not to become confused with the two handshake signals, NRFD and NDAC which are also low true (i.e. > 0.5 volts implies the device is Not Ready For Data).

The Intel 8293 GPIB transceiver chips ensure that all relevant bus driver/receiver specifications are met. Detailed bus electrical specifications may be found in Section 3 of the IEEE Std 488-1978. The Standard is the ultimate reference for all GPIB questions.

GPIB Message Protocols

The GPIB is a very flexible communications medium and as such has many possible variations of protocols. To bring some order to the situation, this section will discuss a protocol similar to the one used by Ziatech's ZT80 GPIB controller for Intel's MULTIBUSTM computers. The ZT80 is a complete high-level interface processor that executes a set of high level instructions that map directly into GPIB actions. The sequences of commands, addresses and data for these instructions provide a good example of how to use the GPIB (additional information is available in the ZT80 Instruction Manual). The 'null' at the end of each instruction is for cosmetic use to remove previous information from the DIO lines.



DATA-Transfer a block of data from device A to devices B, C ...

- 1) Device A Primary (Talk) Address Device A Secondary Address (if any)
- Universal Unlisten
 Device B Primary (Listen) Address Device B Secondary Address (if any) Device C Primary (Listen) Address is not ecting as a normal
- 4) First Data Byte Second Data Byte

Last Data Byte (EOI)

5) Null

TRIGR—Trigger devices A, B ... to take action

- 1) Universal Unlisten
- 2) Device A Primary (Listen) Address Device A Secondary Address (if any) Device B Primary (Listen) Address Device B Secondary Address (if any)
- 3) Group Execute Trigger
- 4) Null liker and Serial Poll link (4)

PSCTL—Pass control to device A

- 1) Device A Primary (Talk) Address Device A Secondary Address (if any) DC1 Davice Clear
- 2) Talk Control
- 3) Null

CLEAR—Clear all devices

- 1) Device Clear
- 2) Null

REMAL—Remote Enable

1) Assert REN continuously

GOREM-Put devices A, B, ... into Remote

- 1) Assert REN continuously
- 2) Device A Primary (Listen) Address Device A Secondary Address (if any) Device B Primary (Listen) Address Device B Secondary Address (if any) etc.
- 3) Null

GOLOC-Put devices A, B, ... into Local

1) Device A Primary (Listen) Address Device A Secondary Address (if any) Device B Primary (Listen) Address Device B Secondary Address (if any)

- 2) Go To Local
- 3) Null

LOCAL-Reset all devices to Local

1) Stop asserting REN

LLKAL—Prevent all devices from returning to Local

- 1) Local Lock Out a grown sale of the year
- 2) Null in insensional and susurflor a term self or edoor

SPOLL—Conducts a serial poll of devices A, B, ...

- 1) Serial Poll Enable
- 2) Universal Unlisten
- 3) ZT 80 Primary (Listen) Address ZT 80 Secondary Address
- 4) Device Primary (Talk) Address Device Secondary Address (if any)
- 5) Status byte from device
- 6) Go to Step 4 until all devices on list have been polled
- 7) Serial Poll Disable
- 8) Null

PPUAL-Unconfigure and disable Parallel Poll response from all devices

- 1) Parallel Poll Unconfigure
- 2) Null

ENAPP—Enable Parallel Poll response in devices A. B.

- 1) Universal Unlisten
- 2) Device Primary (Listen) Address Device Secondary Address (if any)
- 3) Parallel Poll Configure
- 4) Parallel Poll Enable
- 5) Go to Step 2 until all devices on list have been configured.
- 6) Null

DISPP-Disable Parallel Poll response from devices A,

- 1) Universal Unlisten
- 2) Device A Primary (Listen) Address Device A Secondary Address (if any) Device B Primary (Listen) Address Device B Secondary Address (if any)
- 3) Disable Parallel Poll
- 4) Null

This Ap Note will detail how to implement a useful subset of these controller instructions.



HARDWARE ASPECTS OF THE SYSTEM

8291 GPIB Talker/Listener

The 8291 is a custom designed chip that implements many of the non-controller GPIB functions. It provides hooks so the user's software can implement additional features to complete the set. This chip is discussed in detail in its data sheet. The major features are summarized here:

- Designed to interface microprocessors to the GPIB
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with extended addressing
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local functions
- Programmable data transfer rate
- Maskable interrupts
- On-chip primary and secondary address recognition
- 1-8 MHz clock range
- 16 registers (8 read, 8 write) for CPU interface
- DMA handshake provision
- Trigger output pin
- On-chip EOS (End of Sequence)

The pinouts and block diagram are shown in Figure 5. One of eight read registers is for data transfer to the CPU; the other seven allow the microprocessor to monitor the GPIB states and various bus and device conditions. One of the eight write registers is for data transfer

from the CPU; the other seven control various features of the 8291.

The 8291 interface functions will be software configured in this application example to the following subsets for use with the 8292 as a controller that does not pass control. The 8291 is used only to provide the handshake logic and to send and receive data bytes. It is not acting as a normal device in this mode, as it never sees ATN asserted.

- SH1 Source Handshake
- AH1 Acceptor Handshake
- T3 Basic Talk-Only
- L1 Basic Listen-Only
- SRO No Service Requests (103) by a start sead
- RLO No Remote/Local
- PPO No Parallel Poll Response
- DC0 No Device Clear & A applied regain A0197
- DT0 No Device Trigger

If control is passed to another controller, the 8291 must be reconfigured to act as a talker/listener with the following subsets:

- SH1 Source Handshake
- AH1 Acceptor Handshake
- T5 Basic Talker and Serial Poll
- L3 Basic Listener
- SR1 Service Requests of lotted and lotted an
- RL1 Remote/Local with Lockout
- PP2 Reconfigured Parallel Poll
- DC1 Device Clear
- DT1 Device Trigger
- CO Not a Controller




Figure 5. 8291 Pin Configuration and Block Diagram



Most applications do not pass control and the controller is always the system controller (see 8292 commands below).

8292 GPIB Controller

The 8292 is a preprogrammed Intel 8051A that provides the additional functions necessary to implement a GPIB controller when used with an 8291 Talker/Listener. The 8041A is documented in both a user's manual and in AP-41. The following description will serve only as an outline to guide the later discussion.

The 8292 acts as an intelligent slave processor to the main system CPU. It contains a processor, memory, I/O and is programmed to perform a variety of tasks associated with GPIB controller operation. The on-chip RAM is used to store information about the state of the Controller function, as well as a variety of local variables, the stack and certain user status information. The timer/counter may be optionally used for several time-out functions or for counting data bytes transferred. The I/O ports provide the GPIB control signals, as well as the ancillary lines necessary to make the 8291, 2, 3 work together.

The 8292 is closely coupled to the main CPU through three on-chip registers that may be independently accessed by both the master and the 8292 (UPI-41A). Figure 6 shows this Register Interface. Also refer to Figure 12.

The status register is used to pass Interrupt Status information to the master CPU (A0 = 1 on a read).

The DBBOUT register is used to pass one of five other status words to the master based on the last command written into DBBIN. DBBOUT is accessed when A0 = 0 on a Read. The five status words are Error Flag, Controller Status, GPIB Status, Event Counter Status or Time Out Status.

DBBIN receives either commands (A0 = 1 on a Write) or command related data (A0 = 0 on a write) from the master. These command related data are Interrupt Mask, Error Mask, Event Counter or Time Out.

8293 GPIB Transceivers

The 8293 is a multi-use HMOS chip that implements the IEEE 488 bus transceivers and contains the additional logic required to make the 8291 and 8292 work together. The two option strapping pins are used to internally configure the chip to perform the specialized gating required for use with 8291 as a device or with 8291/92 as a controller.

In this application example the two configurations used are shown in Figure 7a and 7b. The drivers are set to open collector or three state mode as required and the special logic is enabled as required in the two modes.




Figure 6. UPI-41A Registers






Figure 7

8291/2/3 Chip Set

Figure 8 shows the four chips interconnected with the special logic explicitly shown.

The 8291 acts only as the mechanism to put commands and addresses on the bus while the 8292 is asserting ATN. The 8291 is tricked into believing that the ATN line is not asserted by the ATN2 output of the ATN transceiver and is placed in Talk-only mode by the CPU. The 8291 then acts as though it is sending data, when in reality it is sending addresses and/or commands. When the 8292 deasserts ATN, the CPU software must place the 8291 in Talk-only, Listen-only or Idle based on the implicit knowledge of how the controller is going to participate in the data transfer. In other words, the 8291 does not respond directly to addresses or commands that it sends on the bus on behalf of the Controller. The user software, through the use of Listen-only or Talk-only, makes the 8291 behave as though it were addressed.

Although it is not a common occurrence, the GPIB specification allows the Controller to set up a data transfer between two devices and not directly participate in the exchange. The controller must know when to go active again and regain control. The chip set accomplishes this through use of the "Continuous Acceptor Handshake cycling mode" and the ability to detect EOI or EOS at the end of the transfer. See XFER in the Software Driver Outline below.

If the 8292 is not the System Controller as determined by the signal on its SYC pin, then it must be able to respond to an IFC within 100 μsec . This is accomplished by the cross-coupled NORs in Figure 7a which deassert the 8293's internal version of \overline{CIC} (Not Controller-in-Charge). This condition is latched until the 8292's firmware has received the IFCL (interface clear received latch) signal by testing the \overline{IFCL} input. The firmware then sets its signals to reflect the inactive condition and clears the 8293's latch.




Figure 8. Talker/Listener/Controller

8291 must be able to capture the PP response on the DIO lines. The only way to do this is to fool the 8291 by putting it into Listen-only mode and generating a DAV condition. However, the bus spec does not allow a DAV during Parallel Poll, so the back-to-back 3-state buffers (see Figure 7b) in the 8293 isolate the bus and allow the 8292 to generate a local DAV for this purpose. Note that the 8291 cannot assert a Parallel Poll response. When the 8292 is not the controller-in-charge the 8291 may respond to PPs and the 8293 guarantees that the DIO drivers are in "open collector" mode through the OR gate (Figure 7b).

ZT7488/18 GPIB Controller

Ziatech's GPIB Controller, the ZT7488/18 will be used as the controller hardware in this Application Note. The controller consists of an 8291, 8292, an 8 bit input port and TTL logic equivalent to that shown in Figure 8.

ZT7488/18 plugs into the STD bus, a 56 pin 8 bit microprocessor oriented bus. An 8085 CPU card is also available on the STD bus and will be used to execute the driver software.

The 8291 uses I/O Ports 60H to 67H and the 8292 uses I/O Ports 68H and 69H. The five interrupt lines are connected to a three-state buffer at I/O Port 6FH to facilitate polling operation. This is required for the TCI, as it cannot be read internally in the 8292. The other three 8229 lines (SPI, IBF, OBF) and the 8291's INT line are also connected to minimize the number of I/O reads necessary to poll the devices.

NDAC is connected to COUNT on the 8292 to allow byte counting on data transfers. The example driver software will not use this feature, as the software is simpler and faster if an internal 8085 register is used for counting in software.




Figure 9. ZT7488/18 GPIB Controller






Figure 10. 8291 Registers




Figure 11. DMA/Interrupt GPIB Controller Block Diagram



The application example will not use DMA or interrupts; however, the Figure 11 block diagram includes these features for completeness.

The 8257-5 DMA chip can be used to transfer data between the RAM and the 8291 Talker/Listener. This mode allows a faster data rate on the GPIB and typically will depend on the 8291's EOS or EOI detection to terminate the transfer. The 8259-5 interrupt controller is used to vector the five possible interrupts for rapid software handling of the various conditions.

8292 COMMAND DESCRIPTION

This section discusses each command in detail and relates them to a particular GPIB activity. Recall that although the 8041A has only two read registers and one write register, through the magic of on-chip firmware the 8292 appears to have six read registers and five write registers. These are listed in Figure 12. Please see the 8292 data sheet for detailed definitions of each reg-

ister. Note the two letter mnemonics to be used in later discussions. The CPU must not write into the 8292 while IBF (Input Buffer Full) is a one, as information will be lost.

Direct Commands

Both the Interrupt Mask (IM) and the Error Mask (EM) register may be directly written with the LSB of the address bus (A0) a "0". The firmware uses the MSB of the data written to differentiate between IM and EM.

LOAD INTERRUPT MASK

This command loads the Interrupt Mask with D7-D0. Note that D7 must be a "1" and that interrupts are enabled by a corresponding "1" bit in this register. IFC interrupt cannot be masked off; however, when the 8292 is the System Controller, sending an ABORT command will not cause an IFC interrupt.

	READ FROM 8292 INTERRUPT STATUS							PORT #	WRITE TO 8292 COMMAND FIELD							
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF	69H	1	1	1	OP	С	C	C	C
D ₇			ERF	ROR FL	AG*		D ₀					INTE	RRUP	TMASK	Ho Ha	Lan
X	X	USER	X	X	TOUT ₃	TOUT ₂	TOUT ₁	68H	1	SP1	TCI	SYC	OBFI	IBFI	0	SRQ
		CON	ITRO	DLLER	STATUS	3*			D ₇			EF	RORI	MASK	10 10	D ₀
CSBS	CA	X	X	SYCS	IFC	REN	SRQ	68H	0	0	USER	0	0	TOUT ₄	TOUT ₃	TOUT
		GP	IB (E	BUS) S	TATUS*				EVENT COUNTER*						79	
REN	DAV	EOI	X	SYC	IFC	ANTI	SRQ	68H	D	D	D	D	D	D	D	D
	473	EVEN'	T CC	UNTER	RSTATU	JS*						Т	IME O	UT*		
D	D	D	D	D	D	D	D	68H	D	D	D	D	D	D	D	D
DI.	1	TI	ME	OUT ST	ATUS*						-(134)	1012-21	2			
D	D	D	D	D	D	D	D	68H			These re	PRESIDENT.		accesse		ecial

Figure 12. 8292 Registers



LOAD ERROR MASK

This command loads the Error Mask with D7-D0. Note that D7 must be a zero and that interrupts are enabled by a corresponding "1" bit in this register.

Utility Commands And algorithm of the bedges

These commands are used to read or write the 8292 registers that are not directly accessible. All utility commands are written with A0 = 1, D7 = D6 = D5 = 1, D4 = 0. D3-D0 specify the particular command. For writing into registers the general sequence is:

- 1) wait for IBF = 0 in Interrupt Status Register
- 2) write the appropriate command to the 8292,
- 3) write the desired register value to the 8292 with A0 = 1 with no other writes intervening,
- 4) wait for indication of completion from 8292 (IBF = 0).

For reading a register the general sequence is:

- 1) wait for IBF = 0 in Interrupt Status Register
- 2) write the appropriate command to the 8292
- 3) wait for a TCI (Task Complete Interrupt)
- 4) Read the value of the accessed register from the 8292 with A0 = 0.

WEVC—Write to Event Counter (Command = 0E2H)

The byte written following this command will be loaded into the event counter register and event counter status for byte counting. The internal counter is incremented on a high to low transition of the COUNT (T1) input. In this application example NDAC is connected to count. The counter is an 8 bit register and therefore can count up to 256 bytes (writing 0 to the EC implies a count of 256). If longer blocks are desired, the main CPU must handle the interrupts every 256 counts and carefully observe the timing constraints.

Because the counter has a frequency range from 0 to 133 kHz when using a 6 MHz crystal, this feature may not be usable with all devices on the GPIB. The 8291 can easily transfer data at rates up to 250 kHz and even faster with some tuning of the system. There is also a 500 ns minimum high time requirement for COUNT which can potentially be violated by the 8291 in continuous acceptor handshake mode (i.e., TNDDV1 + TDVND2 - C = 350 + 350 = 700 max). When cable delays are taken into consideration, this problem will probably never occur.

When the 8292 has completed the command, IBF will become a "0" and will cause an interrupt if masked on.

WTOUT—Write to Time Out Register (Command = 0E1H)

The byte written following this command will be used to determine the number of increments used for the time out functions. Because the register is 8 bits, the maximum time out is 256 time increments. This is probably enough for most instruments on the GPIB but is not enough for a manually stepped operation using a GPIB logic analyzer like Ziatech's ZT488. Also, the 488 Standard does not set a lower limit on how long a device may take to do each action. Therefore, any use of a time out must be able to be overridden (this is a good general design rule for service and debugging considerations).

The time out function is implemented in the 8292's firmware and will not be an accurate time. The counter counts backwards to zero from its initial value. The function may be enabled/disabled by a bit in the Error mask register. When the command is complete IBF will be set to a "0" and will cause an interrupt if masked on.

REVC—Read Event Counter Status (Command = 0E3H)

This command transfers the content of the Event Counter to the DBBOUT register. The firmware then sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value from the 8292 with AO = 0.

RINM—Read Interrupt Mask Register (Command = 0E5H)

This command transfers the content of the Interrupt Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

RERM—Read Error Mask Register (Command = 0EAH)

This command transfers the content of the Error Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

RCST—Read Controller Status Register (Command = 0E6H)

Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

RTOUT—Read Time Out Status Register (Command = 0E9H)

This command transfers the content of the Time Out Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

If this register is read while a time-out function is in process, the value will be the time remaining before time-out occurs. If it is read after a time-out, it will be zero. If it is read when no time-out is in process, it will be the last value reached when the previous timing occurred.

RBST—Read Bus Status Register (Command = 0E7H)

This command causes the firmware to read the GPIB management lines, DAV and the SYC pin and place a copy in DBBOUT. TCI is set to "1" and will cause an interrupt if masked on. The CPU may read the value.

RERF—Read Error Flag Register
(Command = 0E4H)

This command transfers the content of the Error Flag register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

This register is also placed in DBBOUT by an IACK command if ERR remains set. TCI is set to "1" in this case also.

IACK—Interrupt Acknowledge (Command = A1 A2 A3 A4 1 A5 1 1)

This command is used to acknowledge any combinations of the five SPI interrupts (A1-A5): SYC, ERR, SRQ, EV, and IFCR. Each bit A1-A5 is an individual acknowledgement to the corresponding bit in the Interrupt Status Register. The command clears SPI but it will be set again if all of the pending interrupts were not acknowledged.

If A2 (ERR) is "1", the Error Flag register is placed in DBBOUT and TCI is set. The CPU may then read the Error Flag without issuing an RERF command.

Operation Commands

The following diagram (Figure 13) is an attempt to show the interrelationships among the various 8292

complete controller state diagram in the IEEE Standard.

RST—Reset (Command = 0F2H)

This command has the same effect as an external reset applied to the chip's pin #4. The 8292's actions are:

- All outputs go to their electrical high state. This
 means that SPI, TCI, OBFI, IBFI, CLTH will be
 TRUE and all other GPIB signals will be FALSE.
- 2) The 8292's firmware will cause the above mentioned five signals to go FALSE after approximately 17.5 µs (at 6 MHz).
- These registers will be cleared: Interrupt Status, Interrupt Mask, Error Mask, Time Out, Event Counter. Error Flag.
- 4) If the 8292 is the System Controller (SYC is TRUE), then IFC will be sent TRUE for approximately 100 μs and the Controller function will end up in charge of the bus. If the 8292 is not the System Controller then it will end up in an Idle state.
- 5) TCI will not be set.




Figure 13. 8292 Command Flowchart

RSTI—Reset Interrupts (Command = 0F3)

This command clears all pending interrupts and error flags. The 8292 will stop waiting for actions to occur (e.g., waiting for ATN to go FALSE in a TCNTR command or waiting for the proper handshake state in a TCSY command). TCI will not be set.

ABORT—Abort all operations and Clear Interface (Command = 0F9H)

If the 8292 is not the System Controller this command acts like a NOP and flags a USER ERROR in the Error Flag Register. No TCI will occur.

If the 8292 is the system Controller then IFC is set TRUE for approximately 100 μ s and the 8292 becomes the Controller-in-Charge and asserts ATN. TCI will be set, only if the 8292 was NOT the CIC.

STCNI—Start Counter Interrupts
(Command = 0FEH)

Enables the EV Counter Interrupt. TCI will not be set. Note that the counter must be enabled by a GSEC command.

SPCNI—Stop Counter Interrupts (Command = 0F0H)

The 8292 will not generate an EV interrupt when the counter reaches 0. Note that the counter will continue counting. TCI will not be set.

SREM—Set Interface to Remote Control (Command = 0F8H)

If the 8292 is the System Controller, it will set REN and TCI TRUE. Otherwise it only sets the User Error Flag.

SLOC—Set Interface to Local Mode (Command = 0F7H)

If the 8292 is the System Controller, it will set REN FALSE and TCI TRUE. Otherwise, it only sets the User Error Flag.

EXPP—Execute Parallel Poll (Command = 0F5H)

If not Controller-in-Charge, the 8292 will treat this as a NOP and does not set TCI. If it is the Controller-in-Charge then it sets IDY (EOI & ATN) TRUE and generates a local DAV pulse (that never reaches the GPIB because of gates in the 8293). If the 8291 is configured as a listener, it will capture the Parallel Poll Response byte in its data register. TCI is not generated, the CPU must detect the BI (Byte In) from the 8291. The 8292 will be ready to accept another command before the BI occurs; therefore the 8291's BI serves as a task complete indication.

GTSB—Go To Standby (Command = 0F6H)

If the 8292 is not the Controller-in-Charge, it will treat this command as a NOP and does not set TCI TRUE. Otherwise, it goes to Controller Standby State (CSBS), sets ATN FALSE and TCI TRUE. This command is used as part of the Send, Receive, Transfer and Serial Poll System commands (see next section) to allow the addressed talker to send data/status.

If the data transfer does not start within the specified Time-Out, the 8292 sets TOUT2 TRUE in the Error Flag Register and sets SPI (if enabled). The controller continues waiting for a new command. The CPU must decide to wait longer or to regain control and take corrective action.

GSEC—Go To Standby and Enable Counting (Command = 0F4H)

This command does the same things as GTSB but also initializes the event counter to the value previously stored in the Event Counter Register (default value is 256) and enables the counter. One may wire the count input to NDAC to count bytes. When the counter reaches zero, it sets EV (and SPI if enabled) in Interrupt Status and will set EV every 256 bytes thereafter. Note that there is a potential loss of count information if the CPU does not respond to the EV/SPI before another 256 bytes have been transferred. TCI will be set at the end of the command.

TCSY—Take Control Synchronously (Command = 0FDH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it waits for the proper handshake state and sets ATN TRUE. The 8292 will set TOUT3 if the handshake never assumes the correct state and will remain in this command until the handshake is proper or a RSTI command is issued. If the 8292 successfully takes control, it sets TCI TRUE.

This is the normal way to regain control at the end of a Send, Receive, Transfer or Serial Poll System Command. If TCSY is not successful, then the controller must try TCAS (see warning below).

TCAS—Take Control Asynchronously (Command = 0FCH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it arbitrarily sets ATN TRUE and ECI TRUE. Note that this action may cause devices on the bus to lose a data byte or cause them to interpret a data byte as a command byte. Both Actions can result in anomalous behavior. TCAS should be used only in emergencies. If TCAS fails, then the System Controller will have to issue an ABORT to clean things up.



GIDL—Go to Idle (Command = 0F1H)

If the 8292 is not the Controller in Charge and Active, then it treats this command as a NOP and does not set TCI. Otherwise, it sets ATN FALSE, becomes Not Controller in Charge, and sets TCI TRUE. This command is used as part of the Pass Control System Command.

TCNTR—Take (Receive) Control (Command = 0FAH)

If the 8292 is not Idle, then it treats this command as a NOP and does not set TCI. Otherwise, it waits for the current Controller-in-Charge to set ATN FALSE. If this does not occur within the specified Time Out, the 8292 sets TOUT1 in the Error Flag Register and sets SPI (if enabled). It will not proceed until ATN goes false or it receives an RSTI command. Note that the Controller in Charge must previously have sent this controller (via the 8291's command pass through register) a Pass Control message. When ATN goes FALSE, the 8292 sets CIC, ATN and TCI TRUE and becomes Active.

SOFTWARE DRIVER OUTLINE

The set of system commands discussed below is shown in Figure 14. These commands are implemented in software routines executed by the main CPU.

The following section assumes that the Controller is the System Controller and will not Pass Control. This is a valid assumption for 99+% of all controllers. It also assumes that no DMA or Interrupts will be used. SYC (System Control Input) should not be changed after Power-on in any system—it adds unnecessary complexity to the CPU's software.

In order to use polling with the 8292 one must enable TCI but not connect the pin to the CPU's interrupt pin. TCI must be readable by some means. In this application example it is connected to bit 1 port 6FH on the ZT7488/18. In addition, the other three 8292 interrupt lines and the 8291 interrupt are also on that port (SPI-Bit 2, TBFI-Bit 4, OBFI-Bit 3, 8291 INT-Bit 0).

These drivers assume that only primary addresses will be used on the GPIB. To use secondary addresses, one must modify the test for valid talk/listen addresses (range macro) to include secondaries.

	Alternative astronocartic—Average
INIT	Command = OFOR)
Talker/List	The 8292 will not generate an EV renet
SEND	SEND DATA STOP 10 2010 201 101000
RECV	RECEIVE DATA
XFER	TRANSFER DATA
Controller	Command = 0F8H)
TRIG	GROUP EXECUTE TRIGGER
DCLR	DEVICE CLEAR
SPOL	SERIAL POLL TOT be
PPEN	PARALLEL POLL ENABLE
PPDS	PARALLEL POLL DISABLE
PPUN	PARALLEL POLL UNCONFIGURE
PPOL	PARALLEL POLL
PCTL	PASS CONTROL
RCTL	RECEIVE CONTROL
SRQD	SERVICE REQUESTED
System Co	ontroller
REME	REMOTE ENABLE
LOCL	LUCAL
IFCL	ABORT/INTERFACE CLEAR
Courroller	old state the not not if it it is the

Figure 14. Software Drive Routines



Initialization

8292—Comes up in Controller Active State when SYC is TRUE. The only initialization needed is to enable the TCI interrupt mask. This is done by writing 0A0H to Port 68H.

8291—Disable both the major and minor addresses because the 8291 will never see the 8292's commands/addresses (refer to earlier hardware discussion). This is done by writing 60H and 0E0H to Port 66H.

Set Address Mode to Talk-only by writing 80H to Port 64H.

Set internal counter to 3 MHz to match the clock input coming from the 8085 by writing 23H to Port 65H. High speed mode for the handshakes will not be used here even though the hardware uses three-state drivers.

No interrupts will be enabled now. Each routine will enable the ones it needs for ease of polling operation. The INT bit may be read through Port 6FH. Clear both interrupt mask registers.

Release the chip's initialization state by writing 0 to to bue to 20% tot sintPort 65H.(0 = jauon to bas) jou sfill

Output-to-8291 data

:8292 asserts ATM, take control sync. :TIMI

Enable TCI base bashasta of 1938 of Task complete must be on Enable-8291 Disable major address Disable minor address

Clock frequency All interrupts off Immediate execute pon

;In controller usage, the 8291 :Is set to talk only and/or listen only :Talk only is our rest state :3 MHz in this ap note example

:Releases 8291 from init. state

Talker/Listener Routines

SEND DATA

SEND <listener list pointer> <count> <EOS> <data buffer pointer>

This system command sends data from the CPU to one or more devices. The data is usually a string of ASCII characters, but may be binary or other forms as well. The data is device-specific.

My Talk Address (MTA) must be output to satisfy the GPIB requirement of only one talker at a time (any other talker will stop when MTA goes out). The MTA is not needed as far as the 8291 is concerned—it will be put into talk-only mode (ton).

This routine assumes a non-null listener list in that it always sends Univeral Unlisten. If it is desired to send data to the listeners previously addressed, one could add a check for a null list and not send UNL. Count must be 255 or less due to an 8 bit register. This routine also always uses an EOS character to terminate the string output; this could easily be eliminated and rely on the count. Items in brackets () are optional and will not be included in the actual code in Appendix A.

SEND: I of HES million of 2008 shi mort games While 20H ≤ listener ≤ 3EH output-to-8291 listener Increment listen list pointer ;Address all listeners Enable-8291 Output EOI on EOS sent If count < > 0 then While not (end or count = 0) Wait for EOS or end of count (could check tout 2 here) Output-to-8291 data Increment data buffer pointer Decrement count Output-to-8292 TCSY No output EOI on EOS sent Return

Output-to-8291 MTA, UNL We will talk, nobody listen Put EOS into 8291 End of string compare character :GPIB listen addresses are "space" thru ">" ASCII Output-to-8292 GTSB 8292 stops asserting ATN, go to standby

;Send EOI along with EOS character

:Optionally check for stuck bus-tout 2 :Output all data, one byte at a time :8085 CREG will count for us

:8292 asserts ATN, take control sync. (If tout3 then take control async) ; If unable to take control sync. no ed Jaum erefemon; Restore 8291 to standard condition (deal




Figure 15. Flowchart for Receive Ending Conditions




Figure 16. SEND to "1", "2", ">"; "ABCD"; EOS = "D"

RECEIVE DATA

RECV < talker > < count > < EOS > < data buffer pointer >

This system command is used to input data from a device. The data is typically a string of ASCII characters.

This routine is the dual of SEND. It assumes a new talker will be specified, a count of less than 257, and an EOS character to terminate the input. EOI received will also terminate the input. Figure 15 shows the flow chart for the RECV ending conditions. My Listen Address (MLA) is sent to keep the GPIB transactions

totally regular to facilitate analysis by a GPIB logic analyzer like the Ziatech ZT488. Otherwise, the bus would appear to have no listener even though the 8291 will be listening.

Note that although the count may go to zero before the transmission ends, the talker will probably be left in a strange state and may have to be cleared by the controller. The count ending of RECV is therefore used as an error condition in most situations.



RECV: Put EOS into 8291 If 40H \le talker \le 5EH then Output-to-8291 talker Increment talker pointer Output-to-8291 UNL, MLA Enable-8291 Holdoff on end End on EOS received lon, reset ton Immediate execute pon Output-to-8292 GTSB While not (end or count = 0 (or tout2)) Input-from-8291 data Increment data buffer pointer Decrement count (If count = 0 then error) Output-to-8292 TCSY (If Tout3 then take control async.) : If unable to take control sync. Enable-8291 No holdoff on end No end on EOS received ton, reset lon Finish handshake Immediate execute pon Return error-indicator

:End of string compare character :GPIB talk addresses are ;"@" thru " A " ASCII :Do this for consistency's sake Everyone except us stop listening

:Stop when EOS character is :Detected by 8291 :Listen only (no talk)

:8292 stops asserting ATN, go to standby :wait for EOS or EOI or end of count coptionally check for stuck bus-tout2 ;input data, one byte at a time

:Use 8085 C register as counter :Count should not occur before end :8292 asserts ATN take control :Put 8291 back as needed for :Controller activity and ;Clear holdoff due to end

:Complete holdoff due to end, if any :Needed to reset lon




Figure 17. RECV from "R"; EOS = 0DH




Figure 18. XFER from "\" to "1", "2", "+"; EOS = 0DH



TRANSFER DATA

XFER < Talker > < Listener list > < EOS >

This system command is used to transfer data from a talker to one or more listeners where the controller does not participate in the transfer of the ASCII data.

This is accomplished through the use of the 8291's continuous acceptor handshake mode while in listen-only.

This routine assumes a device list that has the ASCII talker address as the first byte and the string (one or more) or ASCII listener addresses following. The EOS character or an EOI will cause the controller to take take control synchronously and thereby terminate the transfer.

XFER:

Output-to-8291: Talker, UNL While 20H ≤ listen ≤ 3EH Output-to-8291: Listener Increment listen list pointer Enable-8291 lon, no ton Continuous AH mode End on EOS received Immediate execute PON Put EOS into 8291 Output-to-8292: GTSB

Upon end (or tout2) then Take control synchronously Enable-8291 Finish handshake Not continuous AH mode Not END on EOS received Immediate execute pon Return

:Send talk address and unlisten

:Send listen address

:Controller is pseudo listener :Handshake but don't capture data :Capture EOS as well as EOI :Initialize the 8291 ;Set up EOS character ;Go to standby ;8292 waits for EOS or EOI and then

:Regains control ;Go to Ready for Data

Controller and HIGD and tests of bebreins for all

GROUP EXECUTE TRIGGER

TRIG < Listener list>

This system command causes a group execute trigger (GET) to be sent to all devices on the listener list. The intended use is to synchronize a number of instruments.

TRIG:

Output-to-8291 UNL While 20H ≤ listener ≤ 3EH Output-to-8291 Listener Return

Everybody stop listening ;Check for valid listen address ;Address each listener Increment listen list pointer ;Terminate on any non-valid character Output-to-8291 GET ;Issue group execute trigger




Figure 19. TRIG "1". "+"

Figure 20. DCLR "1", "2"

DEVICE CLEAR

DCLR < Listener list >

This system command causes a device clear (SDC) to be sent to all devices on the listener list. Note that this is not intended to clear the GPIB interface of the device, but should clear the device-specific logic.

DCLR:

Output-to-8291 UNL While 20H ≤ listener ≤ 3EH Output-to-8291 Listener Increment listen list pointer Output-to-8291 SDC Return

:Everybody stop listening Check for valid listen address :Address each listener Terminate on any non-valid character :Selective device clear

SERIAL POLL

SPOL < Talker list > < status buffer pointer >

This system command sequentially addresses the designated devices and receives one byte of status from each. the devices appear on the talker list. MLA is output for completeness.



Return

lomi

SPOL:
Output-to-8291 UNL, MLA, SPE

While 40H ≤ talker ≤ 5 EH Output-to-8291 talker Increment talker list pointer Enable-8291 estobs remetati bio lon, reset ton Immediate execute pon Output-to-8292 GTSB Wait for data in (BI) Output-to-8292 TCSY Input-from-8291 data Increment buffer pointer Enable 8291 ton, reset lon Immediate execute pon Output-to-8291 SPD

;Unlisten, we listen, serial poll enable ;Only one byte of serial poll ;Status wanted from each talker ;Check for valid transfer ;Address each device to talk ;One at a time

;Listen only to get status ;This resets ton ;Go to standby ;Serial poll status byte into 8291 ;Take control synchronously ;Actually get data from 8291

;Reset lon ;Send serial poll disable after all devices polled

negati blisv tol Meen CONTROLLER Tenejali zaerob 8291,8292 edalf ile do TH eldsat CTLR DEVICE TALK "Q" DEVICE TALK LSTN DEVICE TALK LSTN DEVICE TALK 231324-18

Figure 21. SPOL "Q", "R", "K", " \"

PARALLEL POLL ENABLE

PPEN<Listener list> < Configuration Buffer pointer>




Figure 22. PPEN "2"; iP₃P₂P₁ = 0111B

This system command configures one or more devices to respond to Parallel Poll, assuming they implement subset PP1. The configuration information is stored in a buffer with one byte per device in the same order as



devices appear on the listener list. The configuration byte has the format XXXXIP3P2P1 as defined by the IEEE Std. P3P2P1 indicates the bit # to be used for a response and I indicates the assertion value. See Sec. 2.9.3.3 of the Std. for more details.

```
Output-to-8291 UNL
While 20H \leq Listener \leq 3EH
Output-to-8291 listener
Output-to-8291 PPC, (PPE or data)
Increment listener list pointer
Increment buffer pointer
Return

CUniversal unlisten

;Check for valid listener
;Stop old listener, address new
;Send parallel poll info
;Point to next listener
;One configuration byte per listener

Return
```

PARALLEL POLL DISABLE


PPDS < listener list >


This system command disables one or more devices from responding to a Parallel Poll by issuing a Parallel Poll Disable (PPD). It does not deconfigure the devices.

```
PPDS:

Output-to-8291 UNL
While 20H \leq Listener \leq 3EH
Output-to-8291 listener
Increment listener list pointer
Output-to-8291 PPC, PPD
Return

;Universal Unlisten
;Check for valid listener
;Address listener
;Address listener
;Disable PP on all listeners
```








Figure 24. PPUN



PARALLEL POLL UNCONFIGURE

PPUN

This system command deconfigures the Parallel Poll response of all devices by issuing a Parallel Poll Unconfigure message.

PPUN: Output-to-8291 PPU

Return

;Unconfigure all parallel poll

CONDUCT A PARALLEL POLL

PPOL

This system command causes the controller to conduct a Parallel Poll on the GPIB for approximately 12.5 μ sec (at 6 MHz). Note that a parallel poll does not use the handshake; therefore, to ensure that the device knows whether or not its positive response was ob-

served by the controller, the CPU should explicitly acknowledge each device by a device-dependent data string. Otherwise, the response bit will still be set when the next Parallel Poll occurs. This command returns one byte of status.

PPOL:
Enable-8291
lon
Immediate execute pon
Output-to-8292 EXPP
Upon BI
Input-from-8291 data
Enable-8291
ton
Immediate execute pon
Return Data (status byte)

;Listen only ;This resets ton ;Execute parallel poll ;When byte is input ;Read it

;Talk only ;This resets lon

PASS CONTROL , made one ob ot tade, bessed get

PCTL < talker >

This system command allows the controller to relinquish active control of the GPIB to another controller. Normally some software protocol should already have informed the controller to expect this, and under what conditions to return control. The 8291 must be set up

to become a normal device and the CPU must handle all commands passed through, otherwise control cannot be returned (see Receive Control below). The controller will go idle.

PCTL:

If 40H < talker < 5EH then
if talker < > MTA then
output-to-8291 talker, TCT
Enable-8291
not ton, not lon
Immediate execute pon
My device address, mode 1
Undefined command pass through
(Parallel Poll Configuration)
Output-to-8292 GIDL
Return

;Cannot pass control to myself ;Take control message to talker ;Set up 8291 as normal device

;Reset ton and lon ;Put device number in Register 6 ;Required to receive control ;Optional use of PP ;Put controller in idle






Figure 25. PPOL

RECEIVE CONTROL

RCTL

This system command is used to get control back from the current controller-in-charge if it has passed control to this inactive controller. Most GPIB systems do not use more than one controller and therefore would not need this routine.

To make passing and receiving control a manageable event, the system designer should specify a protocol




Figure 26. PCTL "C"

whereby the controller-in-charge sends a data message to the soon-to-be-active controller. This message should give the current state of the system, why control is being passed, what to do, and when to pass control back. Most of these issues are beyond the scope of this Ap Note.



```
RCTL:
Upon CPT
                                  ;Wait for command pass through bit in 8291
 If (command=TCT) then
                                  ; If command is take control and
  If TA then
                                  ;We are talker addressed
Enable-8291
Disable major device number
                                  :Controller will use ton and lon
                                  :Talk only mode
    Mask off interrupts
    Immediate execute pon
   Output-to-8292 TCNTR
                                  ;Take (receive) control
   Enable-8291
    Valid command
                        Release handshake 2. MOAL Sese-of-manuf
   Return valid
  Else
   Enable-8291
    Invalid command
                                  :Not talker addr. so TCT not for us
 Else
  Enable-8291
   Invalid command
                                  :Not TCT, so we don't care
Return invalid
```




Figure 27. RCTL




Figure 28. REME

VEHILLE LIEUTOI

SRQD

This system command is used to detect the occurrence of a Service Request on the GPIB. One or more devices may assert SRQ simultaneously, and the CPU would normally conduct a Serial Poll after calling this routine to determine which devices are SRQing.

SRQD:

If SRQ then Output-to-8292 IACK.SRQ Acknowledge it Return SRQ

;Test 92 status bit

Else return no SRQ

System Controller

REMOTE ENABLE

REME

This system command asserts the Remote Enable line (REN) on the GPIB. The devices will not go remote until they are later addressed to listen by some other system command.

REME:

Output-to-8292 SREM Return

;8292 asserts remote enable line

LOCAL


LOCL

This system command deasserts the REN line on the GPIB. The devices will go local immediately.

LOCL:

Output-to-8292 SLOC Return

:8292 stops asserting remote enable



orm, from the value and amported

INTERFACE CLEAR/ABORT

IFCL

This system command asserts the GPIB's Interface Clear (IFC) line for at least 100 microseconds. This causes all interface logic in all devices to go to a known state. Note that the device itself may or may not be reset, too. Most instruments do totally reset upon IFC. Some devices may require a DCLR as well as an IFCL to be completely reset. The (system) controller becomes Controller-in-Charge.

IFCL:
Output-to-8292 ABORT ;8292 asserts Interface Clear
Return ;For 100 microseconds

INTERRUPTS AND DMA CONSIDERATIONS

The previous sections have discussed in detail how to use the 8291, 8292, 8293 chip set as a GPIB controller with the software operating in a polling mode and using programmed transfer of the data. This is the simplest mode of use, but it ties up the microprocessor for the duration of a GPIB transaction. If system design constraints do not allow this, then either Interrupts and/or DMA may be used to free up processor cycles.

The 8291 and 8292 provide sufficient interrupts that one may return to do other work while waiting for such things as 8292 Task Completion, 8291 Next Byte In, 8291 Last Byte Out, 8292 Service Request In, etc. The only difficulty lies in integrating these various interrupt sources and their matching routines into the overall system's interrupt structure. This is highly situation-specific and is beyond the scope of this Ap Note.

The strategy to follow is to replace each of the WAIT routines (see Appendix A) with a return to the main code and provide for the corresponding interrupt to bring the control back to the next section of GPIB




Figure 31. GPIB Interrupt and Co-Routine Flow of Control

code. For example WAITO (Wait for Byte Out of 8291) would be replaced by having the BO interrupt enabled and storing the (return) address of the next instruction in a known place. This co-routine structure will then be activated by a BO interrupt. Figure 31 shows an example of the flow of control.

DMA is also useful in relieving the processor if the average length of a data buffer is long enough to overcome the extra time used to set up a DMA chip. This decision will also be a function of a data rate of the instrument. The best strategy is to use the DMA to handle only the data buffer transfers on SEND and RECV and to do all the addressing and control just as shown in the driver descriptions.

Another major reason for using a DMA chip is to increase the data rate and therefore increase the overall transaction rate. In this case the limiting factor becomes the time used to do the addressing and control of the GPIB using software like that in Appendix A. The data transmission time becomes insignificant at DMA speeds unless extremely long buffers are used.

Refer to Figure 11 for a typical DMA and interrupt based design using the 8291, 8292, 8293. A system like this can achieve a 250K byte transfer rate while under DMA control.

APPLICATION EXAMPLE

This section will present the code required to operate a typical GPIB instrument set up as shown in Figure 32. The HP5328A universal counter and the HP3325 function generator are typical of many GPIB devices; however, there are a wide variety of software protocols to

be found on the GPIB. The Ziatech ZT488 GPIB analyzer is used to single step the bus to facilitate debugging the system. It also serves as a training/familiarization aid for newcomers to the bus.

This example will set up the function generator to output a specific waveform, frequency and amplitude. It will then tell the counter to measure the frequency and Request Service (SRQ) when complete. The program will then read in the data. The assembled source code will be found at the end of Appendix A.




Figure 32. GPIB Example Configuration

SEND
LSTN: "2", COUNT: 15, EOS: ODH, DATA: "FU1FR37KHAM2VO (CR)"
;SETS UP FUNCTION GEN. TO 37 KHZ SINE, 2 VOLTS PP
;COUNT EQUAL TO # CHAR IN BUFFER
;EOS CHARACTER IS (CR) = ODH = CARRIAGE

SEND

LSTN: "1", COUNT: 6, EOS: "T" DATA: "PR4G7T"
;SETS UP COUNTER FOR P:INITIALIZE, F4: FREQ CHAN A
; G7:0.1 HZ RESOLUTION, T:TRIGGER AND SRQ

WAIT FOR SRQ SPOL TALK: "Q", DATA: STATUS 1 ;CLEARS THE SRO_IN THIS EXAMPLE ONLY FREQ CTR ASSERTS SRQ

RECV TALK: "Q", COUNT: 17, EOS: OAH,

DATA: "+ 37000.0E+0" (CR) (LF)

;GETS 17 BYTES OF DATA FROM COUNTER

;COUNT IS EXACT BUFFER LENGTH

;DATA SHOWN IS TPYICAL HP5328A READING THAT WOULD BE RECEIVED

CONCLUSION

This Application Note has shown a structured way to view the IEEE 488 bus and has given typical code sequences to make the Intel 8291, 8292, and 8293's behave as a controller of the GPIB. There are other ways to use the chip set, but whatever solution is chosen, it must be integrated into the overall system software.

The ultimate reference for GPIB questions is the IEEE Std 488 -1978 which is available from IEEE, 345 East 47th St., New York, NY, 10017. The ultimate reference for the 8292 is the source listing for it (remember it's a pre-programmed UPI-41A) which is available from IN-SITE, Intel Corp., 3065 Bowers Ave., Santa Clara, CA 95051.





LETM: "S". COUNT: 16. 205: 00 A APPENDIX A COUNT: 15. 205: 000

```
ISIS-II 8080/8085 MACRO ASSEMBLER, V3.0 4779489 14740 474 1204 3 178400 1714 1872
GPIR CONTROLLER SUBROUTINES A MARO DARE : AT EXILABITIMITE FOR RETHUDO TO STEEL
                              SOURCE STATEMENT RADOLATET HOLTHIOPER AN LONG
                     1 STITLE ('GPIB CONTROLLER SUBROUTINES')
                       GPIB CONTROLLER SUBROUTINES
                               for Intel 8291, 8292 on 2T 7489/18
Bert Forbes, Ziatech Corporation
2410 Broad Street
                     8
                               San Luis Obispo, CA, USA 93461
                    10;
                               General Definitions & Equates WARY ATAC NO ERRYR VI 27332 8291 Control Values
                    12;
                    13 :
1000
                    15 168, 71808
                               ORG 1000H ; For 2T7488/18 w/8085
9969
                    17 PRT91
18 ;
                               EQU 60H ;8291 Base Port #
                               Reg #Ø Data in & Data out
0060 20 DIN
                               EQU PRT91+0 ;91 Data in reg
EQU PRT91+0 ;91 Data out reg
                    21 DOUT
 366 HHAI mon 3/22;
23; Reg # 1 Interrupt 1 Constants
0061 24 INT1 EQU PRT91+1;INT Reg 1
0061 25 INTM1 EQU PRT91+1;INT Mask Reg. 1
9882 26 BOM
9881 27 BIM
9818 28 ENDMK
                               EQU 02 ;91 BO INTRP Mask
EQU 01 ;91 BI INTRP Mask
EQU 10H ;91 END INTRP Mask
0080
                               EQU
                                     80H ;91 command pass thru int hit
                   30 ;
                               Reg #2 Interrupt 2
0062
                    32 INT2
                               EQU
                    33 ;
                               Reg #4 Address Mode Constants
0064
                   35 ADRMD
36 TON
                               EQU
                                       PRT91+4 ;91 address mode register #
0080
                                       80H ;91 talk only mode & not listen only
40H ;91 listen only & not ton
9COH ;91 talk & listen only
91 ;mode l addressing for device
                               EOU
8848
                   37 LON
                               EQU
9000
                    38 TLON
                               EOU
0001
                    39 MODE1
                               EOU
                    40
                   41 ;
42 ADRST
                               Reg #4
                                       (Read) Address Status Register PRT91+4 ;reg #4
0064
                               EQU
0020
                   43 EOIST
                               EOU
                                       20H
9992
                               EOU
                   45 LA
                               EOU
                                              ; listener active
                    46 ;
                               Reg #5 (Write) Auxillary Mode Register
EQU PRT91+5 ;91 auxillary mode register #
EQU 23H ;91 3 Mhz clock input
                   47 ;
48 AUXMD
0065
0023
                   49 CLKRT
                                                                                                231324-30
```



```
93 ;91 fininsh handshake command
95 ;91 send EOI with next byte
83H ;91 aux. req A pattern
1 ;91 hold off handshake on all bytes
2 ;91 hold off handshake on end
3 ;91 continuous AH cycling
4 ;91 end on EOS received
8 ;91 output EOI on EOS sent
9FH ;91 valid command pass through
97H ;91 invalid command pass through
97H ;Aux. req. B pattern
91H ;command pass thru enable
0003
                             50 FNHSK
                                              EQU
0006
                             51 SDEOI
52 AXRA
                                              EQU
0080
                             53 HOHSK
54 HOEND
9991
                                              EOU
0002
                                              EOU
0003
                             55 CAHCY
                                              EQU
                             56 EDEOS
57 EOIS
aaaa
0008
                                              EOU
000F
                             58 VSCMD
                                              EQU
0007
                             59 NVCMD
                                              EOU
                             60 AXRB
                                               EQU
0001
                             51 CPTEN
52 ;
                                              EQU
                                  ;
                                              Reg #5
                                                          (Read)
                             54 CPTRG
9965
                                              EQU
                                                          PRT91+5
                             55 ;
                                                          Address 0/1 reg. constants
                                              Reg #6
                                                          PRT91+6
60H ;Disable major talker & listener
9E0H ;Disable minor talker & listener
9965
                             67 ADRØ1
                                              EQU
0060
                             68 DTDL1
                                              EOU
DOED
                             59 DTDL2
                                             EQU
                             70
                                              Reg #7 EOS Character Register
EQU PRT91+7
9967
                              72
                                  EOSR
                             73 ;
74 ;
75 ;
76 ;
77 ;
                                                          CONTROL VALUES
                                              8292
                             78
0068
                             79 PRT92 EQU
                                                        PRT91+8 ;8292 Base Port # (CS7)
                             80
                             80;
81 INTMR
                                                          PRT92+0 ;92 INTRP Mask Reg MA0H ;TCI
9968
                                              EOU
BARB
                             82 INTM
                                             EOU
                             83
                             83 ;
84 ERRM
                                                          PRT92+0 ;92 Error Mask Reg
01 ;92 Time Out for Pass Control
02 ;92 Time Out for Standby
04 ;92 Time Out for Take Control Sync
PRT92+0 ;92 Event Counter Pseudo Reg
PRT92+0 ;92 Time Out Pseudo Reg
0068
                                              EOU
0001
                                  TOUT1
                                              EQU
0002
                             86 TOUT2
                                              EQU
0004
                             87 TOUT3
9968
                                  EVREG
0058
                             89 TOREG
                                              EOU
                                                          PRT92+1 ;92 Command Register
9969
                             91 CMD92
92;
                                              EQU
                             92 ;
93 INTST
94 EVBIT
                                                           PRT92+1 ,92 Interrupt Status Reg
9969
                                                          10H ;Event Counter Bit
02 ;Input Buffer Full Bit
0010
                                              EOU
                             95 IBFBT
                                               EQU
                             95 SROBT
97;
0920
                                              EQU
                                                           20H
                                                                  Seq bit ORDAM
                                                          PRT92+0 ;92 Error Flag Pseudo Reg
PRT92+0 ;92 Controller Status Pseudo Reg
PRT92+0 ;92 GPIB (Bus) Status Pseudo Reg
PRT92+0 ;92 Event Counter Status Pseudo Reg
                             98 ERFLG
                                              EQU
0068
                             99 CLRST
                                              EQU
0068
                            100 BUSST
                                              EOU
9968
                            101 EVCST
                                                           PRT92+0 ;92 Time Out Status Pseudo Reg
0068
                            102 TOST
                                              EOU
                            103
                                  :
                                                          OPERATION COMMANDS
                                              8292
                            104
                            105 ;
                            106 ;
OOFO
                            107 SPCNI
                                                           ØFØH
                                                                      ;Stop Counter Interrupts
;Go to idle
;Reset
                                              EQU
                           108 GIDL
109 RSET
                                                           ØF1H
ØØF1
                                              EQU
                                                                      Reset Interrupts
,Reset Interrupts
,Goto standby, enable counting
,Execute parallel poll
ØØF2
                                              EQU
                                                          ØF2H
                           110 RSTI
111 GSEC
ggF3
                                                           ØF3H
                                              EQU
ØØF4
                                              EQU
                                                          GF4H
ØØF5
                            112 EXPP
                                                          ØF5H
gars.
                            113 GTSB
                                                          ØF6H
ØF7H
ØØF7
                            114 SLOC
                                              EOU
ØØF8
                            115 SREM
                                              EQU
                                                           ØF8H
                                                                       ;Set interface to remote
                                                                       ;Set interface to tempte;
Abort all operation, clear interface;
Take control (Receive control)
ggF9
                            116 ABORT
                                                           ØF9H
                                                           ØFAH
ØØFA
                            117 TCNTR
                                              EOU
ØØFC
                            118 TCASY
                                              EQU
                                                           ØFCH
GGFD
                           119 TCSY
120 STCNI
                                              EQU
                                                           ØFDH
                                                                       ;Take control syncronously ;Start counter interrupts
ØØFE
                                              EQU
                           121 ;
                                                                                                                                                231324-31
```

3-129

```
123 ; 8292 UTILITY COMMANDS

124 ;
125 ;
126 WOUT EQU ØE1H ;Write to timeout reg
127 WEVC EQU ØE2H ;Write to event counter
128 REVC EQU ØE3H ;Read event counter status
129 RERF EQU ØE3H ;Read error flag reg
131 RINM EQU ØE5H ;Read interrupt mask reg
131 RCST EQU ØE6H ;Read controller status reg
132 REST EQU ØE7H ;Read GPIB Bus status reg
133 RTOUT EQU ØE9H ;Read timeout status reg
134 RERM EQU ØEAH ;Read error mask reg
135 IACK EQU ØBH ;Interrupt Acknowledge
136 ;
ØØE1
00E2
ØØE3
00E4
ØØE5
ØØE6
ØØE7
ØØE9
GOOR
                                                                                                                                  PORT F BIT ASSIGNMENTS
                                                                                138 ;
                                                                                139 ;
                                                                              140;
141;
142 PRTF
143 TCIF
MASE
                                                                                                                                   EQU PRT91+0FH ;ZT7488 port 6F for interrupts
                                                                                                                                                           PRT9140FH ;ZI748W port of for intertupe.
02H ;Task complete interrupt
04H ;Special interrupt
08H ;92 Output (to CPU) Buffer full
10H ;92 Input (from CPU) Buffer empty
01H ;91 Int line (BO in this case)
0002
                                                                                                                                     EQU
 0004
                                                                                144 SPIF
 0008
                                                                               145 OBFF
                                                                                                                                     EQU
EQU
                                                                                146 IBFF
0001
                                                                               147 BOF
                                                                                                                                     EQU
                                                                               148;
                                                                                149 ;
                                                                                                                                     GPIB MESSAGES (COMMANDS)
                                                                                                                                  EQU 1 ;My device address is 1
EQU MDA+40H;My talk address is 1 ("A")
EQU MDA+20H;My listen address is 1 ("!")
EQU 3FH;Universal unlisten
EQU 08 ;Group Execute Triqqer
EQU 08 ;Group Execute Triqqer
EQU 08 ;Group Execute Triqqer
EQU 18H ;Serial poll enable
EQU 19H ;Serial poll disable
EQU 05 ;Parallel poll configure
EQU 70H ;Parallel poll disable
EQU 06H ;Parallel poll disable
EQU 15H ;Parallel poll disable
EQU 15H ;Parallel poll disable
EQU 09 ;Take control (pass control)
                                                                               150 :
                                                                               151 MDA
152 MTA
153 MLA
 0001
 9941
  0021
                                                                               154 UNL
155 GET
 003F
 0004
                                                                               156 SDC
157 SPE
  0018
  0019
                                                                                 158 SPD
 0005
                                                                               159 PPC
  0070
                                                                                 150 PPD
 0060
                                                                               161 PPE
162 PPU
 0009
                                                                                163 TCT
                                                                                164
                                                                                                                                    MACRO DEFINITIONS
                                                                                 165 ;
                                                                                                                                    166 ;
                                                                                167;
                                                                                                                               MACRO
ORA
A
A
BNDM

MACRO
LOCAL WAITL
IN INT1 ;Get Intl status
ANI BOM ;Check for byte out
JZ WAITL ;If not, try again
;until it is

MACRO
LOCAL WAITL
TO THE COLUMN COLUM
                                                                                 169 SETF
                                                                                                                                     MACRO ;Sets flags on A register
                                                                               170
                                                                                  173 WAITO
                                                                                 174
                                                                               175 WAITL: IN ANI
                                                                                177
                                                                               179 ;
                                                                               181 WAITI MACRO
182 LOCAL
                                                                            LOCAL WAITL

183 WAITL: IN INT1 ;Get INT1 status

184 MOV B,A ;Save status in B

185 ANI BIM ;Check for byte in

186 JZ WAITL ;If not, just try again

187 ENDM ;until it is

188 ;

189 WAITX MACRO ;Wait for 92's TCI to go false

190 LOCAL WAITL

191 WAITL: IN PRTF

192 ANI TCIF

193 JJZ WAITL

194 ENDM

195 :
                                                                               195 ;
                                                                                                                                                                                                                                                                                                                                                                                                                        231324-32
```

```
196 WAITT
                                       MACRO
                                       LOCAL
                                                WATTI.
                       197
                                                           ;Get task complete int,etc.
;Mask it
;Wait for task to be complete
                       198 WAITL:
                                       IN
                                                 PRTF
                                       ANI
                       199
                       290
                                                 WAITL
                       201
                                       ENDM
                       202
                        203 RANGE MACRO LOWER, UPPER, LABEL
                                                           ;Checks for value in range ;branches to label if not
                       204
                       206
                                                           ; in range. Falls through if
                       207
                                                          ;lower <= ( (H)(L) ) <= upper.
;Get next byte.
                        208
                       209
                                      MOV
                                                LOWER
LABEL
                                      CPI
                       210
                                     JM LABEL
CPI UPPER+1
JP LABEL
ENDM

MACRO
XRA A ;A XOR A =0
ENDM
                       211
                       212
                       213
                       214
                       215 ;
216 CLRA
                       217
                       219 :
                                 All of the following routines have these common assumptions about the state of the 8291 & 9292 upon entry to the routine and will exit the routine in an identical state.
                       220 ;
                       222 ;
                       223 ;
                       224 ;
                       224;
225; 8291: BO is or has been set,
226; All interrupts are masked off
227; TON mode, not LA
228; No holdoffs in effect or enabled
229; No holdoffs waiting for finish command
                      239 ;
                       240 :
                       241; INITIAL:
242;
243; INPUTS:
                                     INITIALIZATION ROUTINE
                      242;
243; INPUTS: None
244; OUTPUTS: None
245; CALLS: None
246; DESTROYS: A,F
247;
                      248 INIT:
249
                                               A,INTM ;Enable TCI
INTMR ;Output to 92's intr. mask reg
A,DTDL1 ;Disable major talker/listener
1000 3EA0
1002 D368
                                     TUO
1004 3E60
1006 D366
                      250 251
                                     TUO
                                               ADRØ1
A,DTDL2;Disable minor talker/listener
1009 3880
                       252
                                      MVI
100A D355
                       253
                                               A, TON ; Talk only mode
100C 3E80
                       254
                                      IVP
100E D364
                      255
                                     TUO
1010 3E23
                                     TUO
                                               A,CLKRT ;3 MHZ for delay timer
AUXMD
1812 D355
                      258
                                     CLRA
                                                         ; A XOR A =0
                      259+
                                     XRA
1015 D361
                                     TUO
                                               INT1
                                               INT2 ;Disable all 91 mask bits
AUXMD ;Immediate execute PON
1017 D352
                                     OUT
                      261
1019 D355
                      262
101B C9
                      263
                      264 ;
                      257
                      268
                                    SEND ROUTINE
                                                                                                                     231324-33
```

```
270 ;
                      271 ;
272 ;
                                    INPUTS: HL listener list pointer
                                                       DE data buffer pointer
C count-- 0 will cause no data to be sent
b EOS character-- software detected
                      273 ;
                      275 :
                                    OUTPUTS:
                      276 :
                                                       none
                      277 ;
                                    CALLS:
                                                       none
                      278 ;
                                    DESTROYS:
                                                       A, C, DE, HL, F
                      279 ;
                      289 ;
                      281
101C 3E41
                      282 SEND:
                                              A.MTA
                                                       ; Send MTA to turn off any
                                    MVI
101E D350
                      283
                                    TUO
                                              DOUT
                                                       ;previous talker
                      284
                                    WAITO
1020 DR61
                      285+??0001:
                                              INTI
                                                       ;Get Intl status
1022 E692
                      286+
                                    ANI
                                              BOM
                                                       ;Check for byte out
1024 CA2010
                      287+
                                    .12
                                              ??ЯЯЯ1
                                                       ; If not, try again
1027 3E3F
                      288
                                                       ;Send universal unlisten
                                    TVM
                                              A. UNL
1029 D360
                      289
                                    OUT
                                                       to stop previous listeners;Get EOS character;Output it to 8291
                                              DOUT
102B 78
102C D357
                      290
                                    MOV
                                              A.B
                      291
                                    OUT
                                             ;while listener.....
20H, 3EH, SEND2 ;Check next listen address ;Checks for value in range
                      292
                      293 SEND1: RANGE
                      294+
                      295+
                                                       ;branches to label if not
;in range. Falls through if
;lower <= ( (H)(L) ) <= upper.
                      295+
                      297+
                      298+
                                                       ;Get next byte.
102E 7E
                                             A,M
                      299+
                                    MOV
                                              20H 200 8000 Red to 21 08 21058
102F FE20
                      300+
                                   CPI
                                                      ;Wait for previous listener sent
1031 FA4710
                      301+
                                             SEND2
1034 FE3F
                      302+
                                    CPI
1036 F24710
                      303+
                                    JP
                                              SEND2
                      304
                                  WAITO
1039 DB61
                      305+??0002: IN
                                              INTI
                                                       ;Get Intl status
                                             ROM ;Check for byte out

??@@@@@@@@@@@@@@@@@@@@@@

?A,M ;Get this listener

DOUT ;Output to GPIB
103B E602
                                   ANI
103D CA3910
                     307+
                             JZ
1040 7E
                      308
1041 D350
                     309
                                 OUT
                                                     ;Output to GPIB
;Increment listener list pointer
;Loop till non-valid listener
;Enable 91 ending conditions
;Wait for 1stn addr accepted
;Get Intl status
;Check for byte out
1043 23
                      310
                                   TNY
                                             н
1044 C32E10
                                             SEND1
                      311
                                   TMP
                      313 SEND2: WAITO
1047 DB61
                     314+??0003: IN
315+ ANI
                                              INTl
1049 E502
                                              BOM
                                             ???0003 ;If not, try again
;WAITO required for early versions
104B CA4710
                      316+
                                   JZ
                     317
                     318
                                                       ;of 8292 to avoid GTSB before DAC
104E 3EF6
                     319
                                   MVT
                                             A,GTSB
CMD92
                                                       ;Goto standby
1050 D369
                     320
                                   OUT
1052 3E88
                                             A, AXRA+EOIS
                                                                ;Send EOI with EOS character
1054 D365
                     322
                                   OUT
                      323
                                   WAITX
                                                       ;Wait for TCI to go false
1055 DB6F
                     324+??ØØØ4: IN
                                             PRTF
1058 E602
                               ANI
                     325+
                                             TCIF
105A C25510
                     326+
                                             ??9394
                                   JNZ
                                                      ;Wait for TCI on GTS8
                                    WAITT
105D DBSF
                                                       ;Get task complete int,etc.
                      328+??0005: IN
                                              PRTF
105F E602
                     329+
                                   ANI
                                             TCIF
                                                       ;Mask it
1061 CA5D10
                                             ??0005 ; Wait for task to be complete
                     330+
                                   JZ
                     332 ;
                                   delete next 3 instructions to make count of 0=256
                     333 ;
1064 79
                                   MOV
                                             A,C
                     334
                                                      ;Get count
;Set flags
                     335
                                   SETF
                                   ORA
1065 B7
1065 CA8810
                     337
                                   JZ
                                             SEND5
                                                      ; If count=0, send no data
1069 1A
                                                       ;Get data byte
;Output to GPIB
                     338 SEND3:
                                   LDAX
105A D350
                                             DOUT
                     339
                                   OUT
105C B8
                                                      ;Test EOS ...this is faster
;and uses less code than using
;91's END or EOI bits
                     340
                                             8 ....
                                   CMP
                     341
                                                                                                                231324-34
```



```
105D CA7F10
                                                                                               SENDS ; If char = EOS , go finish
                                               344 SEND4: WAITO
                                                                                                                 ;Get Intl status
;Check for byte out
;If not, try again
  1070 DB61
                                               345+??0006:
                                                                                                INTI
 1072 E602
1074 CA7010
1077 13
                                                                                                                   ;Check for byte out
;If not, try again
;Increment buffer pointer
                                                                           ANT
                                                                                               80M
??###6
                                               346+
                                               347+
                                                                            JZ
                                                                                               Daudada
                                               348
                                                                            TNY
  1078 ØD
                                                                           DCR
                                                                                                               ;Decrement count
;If count <> 0, qo send
;Else qo finish
;for consistency
; "
                                                                                                                    :Decrement count
  1079 C26910
                                              350
                                                                           JNZ
                                                                                               SEND3
   107C C38810
                                               351
                                                                           JMP
                                                                                               SENDS.
  107F 13
                                               352 SEND5:
                                                                           INX
  1089 0D
                                               353
                                                                           DCR
                                                                           WAITO
                                                                                                                   ; This ensures that the standard entry
                                                                                              ;This ensures that the account of the state 
 1081 DB61
                                              355+??ØØØ7: IN
 1083 E602
                                              356+ ANI
357+ JZ
358
 1085 CA8110
                                                                                               A,TCSY ;Take control syncronously 4609 5000 830
 1088 3FFD
                                               359 SENDS: MVI
                                                                                              CMD92
A, AXRA ; Reset send EOI on EOS
AUXMD
; Wait for TCI false
TCIF
270408
; Wait for TCI
PRTF
                                              360 OUT
361 MVI
362 OUT
 108A D369
  108C 3E80
 108E D365
                                               363
                                                                           WAITX
                                              364+??0008: IN
365+ ANI
365+ JNZ
 1090 DB6F
 1094 C29010
                                                                                              7290008 ;Wait for TCI
PRTF ;Get task complete int,etc.
TCIF ;Mask it
770009 ;Wait for task to be complete
                                              357
                                                                        TTIAW
                                              368+??0009: IN
369+ ANI
370+ JZ
 1097 DB6F
 1099 E602
 109B CA9710
                                                                           JZ
RET
 109E C9
                                              371
                                              373 ;
374 ; RECEIVE ROUTINE 375 ;
375 ;
                                             375 ;
376 ;
377 ;INPUT: HL talker pointer
378 ; DE data buffer pointer
379 ; C count (max buffer size) Ø implies 255
380 ; B EOS character
381 ;OUTPUT: Fills buffer pointed at by DE
382 ;CALLS: None
383 ;DESTROYS: A, BC, DE, HL, F
                                            377 ; INPUT: 378 ; 379 ; 388 .
                                             384;
385; RETURNS: A=0 normal termination--EOS detected
386; A=40 Error--- count overrun
387; A<40 or A>5EH Error--- bad talk address
389;
                                             399 RECV: MOV A,B ;Get EOS character
391 OUT EOSR ;Output it to 91
392 RANGE 40H,5EH,RECV6
 109F 78
                                                           OUT EOSR ;Output it to 32

RANGE 40H,5EH,RECV6
;Checks for value in range
;branches to label if not
;in range. Falls through if
;lower <= ( (H)(L) ) <= upper.
10A0 D367
                                             393+
                                             394+
                                              395+
                                             395+
397+
                                                                                                               ;Get next byte.
                                                                         MOV
10A2 7E
                                             398+
 10A3 FE40
                                                                CPI
JM
                                                                                             40H
RECV6
                                             399+
10A5 FA3911
10A8 FE5F
                                                                         CPI
JP
                                             401+
                                                                                              5EH+1
                                                                                                              ;valid if 46H<= talk <=5EH
;Output talker to GPIB
;Incr pointer for consistency
;Get Intl status
;Check for byte out
;If not, try again
;Stop other listeners
10AA F23911
                                             402+
                                                                                             RECV6
                                             403
10AD D360
                                                                         OUT
                                             404
                                                                                              DOUT
                                             405
10AF 23
                                                                                             Hypelo
                                                                         WAITO
                                            405
407+??0010: IN
408+ ANI
                                                                                             INTI
10B0 D861
1082 E502
1084 CAB010
                                                                                             BOM
??##10
                                             489+
                                                                         JZ
1087 3E3F
                                             410
                                                                          MVI
                                             411
                                                                         OUT
                                                                                             DOUT
                                                                         OTIAW
                                            412
413+??0011: IN
414+ ANI
                                                                                                                 Get Intl status
10BB DB61
                                                                                             INTI
10BD E602
10BF CABB10
                                                                                             BOM ; Check for byte out
??0011 ; If not, try again
                                            415+
                                                                        JZ
                                                                                                                                                                                                                                       231324-35
```

10C2 3E21						
THES SEST	416	MVT	A MTA	;For completeness HOEND+EDEOS ;End when ;EOS or EOI & Holdoff ;Get Intl status ;Check for byte out ;If not, try again ;Listen only ;Immediate XEO PON ;A XOR A = 0 ;Goto standby ;Wait for TCI=0		
	415	7.47	A, HLA	, FOR COMPTECENESS		
10C4 D350	417	OUT	DOUT			
10C6 3E86	418	MVI	A, AXRA+	HOEND+EDEOS ; End when		
10C8 D365	410	OUT	AHYMD	. EOS or EOI & Holdoff		
1000 030.	419	001	AUAND	, LOS OF BOY & HOTHOTE		
	420	WAITO	- was a second	december 1 Mary		
10CA DB61	421-	+??0012: IN	INTl	;Get Intl status		
10CC E502	422-	+ ANI	BOM	:Check for byte out		
10CF CACE	10 123.	177	220012	.If not try again		
THEE CHEN	10 4231	7 32	::0012	, IL HOC, CLY again		
10D1 3E46	424	MVI	A, LON	;Listen only		
10D3 D364	425	OUT	ADRMD			
	426	CLRA		:Immediate XEO PON		
I ane se	427	L VPA	A	A VOD A -A DILAN		
TND2 WE	427	ANA		14 404 H -0		
10D6 D355	428	OUT	AUXMD			
10D8 3EF6	429	MVI	A,GTSB	Goto standby		
10DA D350	430	OUT	CMD92	ANL BON SCHECK FOR		
1001. 001.	421	WATTY	minum to	-Wate for moted		
	431	MULIV	0.000	; walt for ici-s		
10DC DB6E	dem = 15432+	+??0013: IN	PRTF			
10DE E602	433+	+ ANI	TCIF			
10F0 CODO	10 131	TN7	220013			
TODO CEDO	10 4341	0142		TUS TUST		
	435	WAITT		;wait for TCI=I		
10E3 DB6E	4364	+??ØØ14: IN	PRTF	;Get task complete int,etc.	305	
10F5 PEG	127.	ANT	TOTE	·Mask it		
1003 0002	437	Adl.	1011	Street Park	364-774998	
TARY DRE	439	RECVI: IN	INTI	; Get 91 Int status (END &/c	or BI)	
10EC 47	440	MOV	B,A	;Save it in B for BI check	later	
10ED E614	441	ANT	ENDMK	Check for EOS or POT	9575	
1000 0011	11 441	7117	DEGILO	year and bos of bot		
TAPL CSA:	11 442	JNZ	KECV2	;Wait for TCI=0 ;Wait for TCI=1 ;Get task complete int,etc.;Mask it ;Get 91 Int status (END &/c;Save it in 8 for B1 check;Check for EOS or EOI ;Wes end go wait for B1;NO, retrieve status &;check for B1;NO, go wait for either ENI;YES, BI get data ;Store it in buffer ;Increment buffer pointer		1 TREE TREE
10F2 78	443	MOV	A,B	;NO, retrieve status &		
10F3 E601	444	ANI	BIM	:check for BI		
10PE CAR	10 445	17	DECUI.	. NO go wait for aither PMT	O OF BY	
TOES CHEN	10 445	32	MECAT	, NO, go walt for either EN	01 01	
10F8 DB58	445	IN	DIN	;YES, BI get data		
10FA 12	447	STAX	D	:Store it in buffer		
10FB 13	448	TNY	D	.Increment buffer pointer		
1000 00	440	DOD		, Increment durier pointer	174	
INEC AD	449	DCR	C	;Decrement counter		
10FD C2EA	10 450	JNZ	RECV1	; If count < > 0 go back & v	vait	
1100 0640	451	MVT	B. 40H	.Else set error indicator		
1102 0315	11 452	TMD	DECVE	and so take central		
1105 631	11 452	JMP	RECVO	; And go take control		
	453	;				
1105 78	454	RECV2: MOV	A.B	:Retreive status		
1106 E601	455	PECV3. ANT	DIM	Check For BI		
1100 0000	11 455	MECAN. WAT	DIN	CHECK LOL DI		
1108 C514	11 456	JNZ	RECV4	; It BI then go input data		
110B DB61	457	IN	INTl	:Else wait for last BI		
1100 C306	11 458	TMD	DECAS	.In loop		
1110 0060	450	DEGUA- TH	DIN	Cat data buta		
TIIA DDO	459	RECV4: IN	DIM	;Get data byte		
1112 12	460	STAX	D	;Store it in buffer		
	161	INX	Up Tevo	:Incr data pointer		
1113 13		The state of the s	ed bad	Degrament count but igner	337 7 41	
1113 13	461			Decrement Count, out Ignor		
1113 13 1114 ØD	462	DCR			e it	
1113 13 1114 ØD 1115 Ø6ØØ	462 463	MVI	B,0	;Set normal completion indi	cators	
1113 13 1114 ØD 1115 Ø6ØØ	462 463 464	MVI	B,0	;Set normal completion indi	icators	
1113 13 1114 ØD 1115 Ø6ØØ	462 463 464 465	MVI RECV5: MVI	B, Ø	;Set normal completion ind:	icators	85 A88
1113 13 1114 0D 1115 0600	462 463 464 465	MVI RECV5: MVI	B, Ø	;Set normal completion ind: ;Take control synchronously	icators	987 78 8AB 0367
1113 13 1114 0D 1115 0600 1117 3EF0 1119 D369	462 463 464 465 466	RECV5: MVI	A,TCSY CMD92	;Set normal completion indi	cators	
1113 13 1114 0D 1115 0600 1117 3EFF 1119 D369	462 463 464 465 466 467	REGVS: MVI OUT WAITX	A, TCSY CMD92	;Set normal completion ind: ;Take control synchronously ;Wait for TCI=0 (7 tcy)	cators Der	
1113 13 1114 0D 1115 0600 1117 3EFG 1119 D369	462 463 464 465 466 467	RECV5: MVI OUT WAITX	A,TCSY CMD92	;Set normal completion ind: ;Take control synchronously ;Wait for TCI=0 (7 tcy)	cators	
1113 13 1114 ØD 1115 Ø6ØØ 1117 3EFF 1119 D369	462 463 464 465 466 467 468	RECV5: MVI OUT WAITX	A, TCSY CMD92	;Set normal completion ind: ;Take control synchronously ;Wait for TCI=0 (7 tcy)	cators est	
777D 11000	462 463 464 465 466 467 4684 4694	RECV5: MVI OUT WAITX	A,TCSY CMD92 PRTF TCIF	; XES, BI get data ; Store it in buffer ; Increment buffer pointer ; Decrement counter ; If count < > 0 go back & ; Else set error indicator ; And go take control ; Retreive status ; Check for BI ; If BI then go input data ; Else wait for last BI ; In loop ; Get data byte ; Store it in buffer ; Incr data pointer ; Decrement count, but ignor ; Set normal completion indi ; Take control synchronously ; Wait for TCI=0 (7 tcy)	cators	
777D 11000	462 463 464 465 466 467 468- 469- 11	RECV5: MVI OUT WAITX +??0015: IN ANI JN2	A,TCSY CMD92 PRTF TCIF ??0015	;Set normal completion ind: ;Take control synchronously ;Wait for TCI=0 (7 tcy)	cators est	
111F C21E	462 463 464 465 466 467 4684 4694 11 4784	RECV5: MVI OUT WAITX +??0015: IN MITX WAITT	A,TCSY CMD92 PRTF TCIF ??0015	;Set normal completion ind; ;Take control synchronously; ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1	icators	
111F C21E	462 463 464 465 466 467 469 11 470 471	RECV5: MVI OUT WAITX +??0015: IN - JNZ WAITT	A,TCSY CMD92 PRTF TCIF ??0015	;Set normal completion ind: ;Take control synchronously ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1 ;Cat task complete interes	icators	
111F C21E	462 463 464 465 466 467 468 469 11 4704 471	RECV5: MVI OUT WAITX +??0015: IN + ANI JNZ WAITT +??0016: IN	B,0 A,TCSY CMD92 PRTF TCIF ??0015	;Set normal completion indi ;Take control synchronously ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1 ;Get task complete int,etc.	cators	
111F C21E	462 463 464 465 466 467 468- 469- 11 470- 471 472- 473-	RECV5: MVI OUT WAITX +??0015: IN WAITX +??0016: IN WAITT ANI ANI ANI	A,TCSY CMD92 PRTF TCIF ??0015 PRTF TCIF	;Set normal completion ind: ;Take control synchronously; ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1 ;Get task complete int,etc. ;Mask it	icators	
111F C21E	11 4704 471 4724 4734 11 4744	+ JNZ WAITT +??0016: IN ANI + JZ	A,TCSY CMD92 PRTF TCIF ??0015 PRTF TCIF ??0016	;Set normal completion indi ;Take control synchronously ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1 ;Get task complete int,etc.;Mask it ;Wait for task to be completed.	cators new	
111F C21E	11 4704 471 4724 4734 11 4744	+ JNZ WAITT +??0016: IN ANI + JZ	A,TCSY CMD92 PRTF TCIF ??0015 PRTF TCIF ??0016	;Set normal completion ind; ;Take control synchronously; ;Wait for TCI=0 (7 tcy) ;Wait for TCI=1;Get task complete int,etc.;Wask it ;Wait for task to be complete.	te la	
111F C21E	11 470+ 471 472+ 473+ 11 474+ 475	+ JNZ WAITT +??0016: IN + ANI + JZ	??0015 PRTF TCIF ??0016	;Wait for TCI=1;Get task complete int,etc.;Mask it;Wait for task to be comple	479E 479E 479E 479E 479E	
111F C21E	11 4764 471 4724 4734 11 4744 475	+ JNZ WAITT +??0016: IN + ANI + JZ	??0015 PRTF TCIF ??0016	;Wait for TCI=1 ;Get task complete int,etc. ;Mask it ;Wait for task to be comple	te +100	
111F C21E	11 4764 471 4724 4734 11 4744 475 476 477	+ JNZ WAITT +??0016: IN + ANI + JZ ; ;if timeout 3	??0015 PRTF TCIF ??0016 is to be	;Wait for TCI=1 ;Get task complete int,etc. ;Mask it ;Wait for task to be completed. Checked, the above WAITT of the code to look for TCI	ete #000	
111F C21E	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86E 1124 E602 1126 CA22	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86E 1124 E602 1126 CA22	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1129 3E80 1120 3E80 1121 3E80	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1129 3E80 1120 3E80 1121 3E80	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1129 3E80 1120 3E80 1121 D364	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1129 3E80 1120 3E80 1121 D364	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1128 D365 1120 3E80 1121 3E80 1121 3E80 1131 3E83	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1128 D365 1120 3E80 1121 3E80 1121 3E80 1131 3E83	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1129 3E80 1120 3E80 1121 D365 1121 3E03 1133 D365	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86E 1124 E662 1126 CA22 1129 3E88 1128 D365 112D 3E88 112F D364 1131 3E83 1133 D365 1135 AF	11 4764 471 4724 4734 11 474 475 476 477	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
111F C21E 1122 D86F 1124 E602 1126 CA22 1129 3E80 1120 3E80 1127 D364 1131 3E93 1133 D365 1135 AF 1136 D365 1138 78	11 4764 471 472- 473- 11 474- 475- 476- 477- 478- 479- 480- 481- 482- 483- 484- 485- 486- 487- 488- 487- 488- 488- 488- 488- 488	+ JN2 +770816: IN + JZ ;;if timeout 3; be omitted 6; TOUT3 insert. ; MVI OUT MVI OUT CLRA + XRA OUT	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc.;Mask it;Wait for task to be comple checked, the above WAITT shopriate code to look for TCI	ete 4000 or 5000	
1113 13 1114 0D 1115 0600 1117 3EFF 1119 D365 1118 D86F 111B C21E 1122 D86F 1124 E602 1126 CA22 1128 D365 1120 3E80 1127 D364 1131 3E63 1133 D365 1135 AF 1136 D365 1138 78 1136 D365 1138 78	11 4764 471 472- 473- 11 474- 475- 476- 477- 478- 479- 480- 481- 482- 483- 484- 485- 486- 487- 488- 487- 488- 488- 488- 488- 488	+ JNZ WAITT +??0016: IN + ANI JZ ; ;if timeout 3 ;be omitted & ;TOUT3 insert	??0015 PRTF TCIF ??0016 is to be the approach here.	;Wait for TCI=1 ;Get task complete int,etc. ;Mask it ;Wait for task to be completed. Checked, the above WAITT of the code to look for TCI	ete 4000 or 5000	

```
495; HL device list pointer
497; B EOS character
498; OUTPUTS: None
499; CALLS: None
500; DESTROYS: A, HL, F
501; RETURNS: A=0 normal, A <>0 bad talker
582;
583;
                                       502;
503;
504;NOTE: XFER will not work if the talker
505; uses EOI to terminate the transfer.
506; Intel will be making hardware
507; modifications to the 9291 that will
508; correct this problem Until that time,
509; only EOS may be used without possible
510; loss of the last data byte transfered.
511 XFER: RANGE 40H,SEH,XFER4 ;Check for valid talker
512+
513+ ;Checks for value in range
513+ ;branches to label if not
514+ ;in range. Falls through if
515+ ;lower <= (H)(L)) <= upper.
516+
517+ MOV A,M
518+ CPI 40H
519+ JM XFER4
520+ CPI 5EH+1
521+ JP XFER4
522 OUT DOUT ;Send it to GPIB
523 INX H ;Incr pointer
524; WAITO
525+?708017: IN INT1 ;Get Intl status
 113A 7E
 1138 FE40
113D FABB11
 1140 FE5F
1142 F28B11
1145 D350
 1147 23
                                                                                      H ;Incr pointer

INT1 ;Get Intl status
BOM ;Check for byte out
778017 ;If not, try again
A,UNL ;Universal unlisten
                                                                    WAITO
IN
ANI
                                                                                     INTl
 1148 DB51
                                          525+??0017:
 114A E602
114C CA4811
                                         526+
527+
                                       JZ
 114F 3E3F
 1151 D360
 1153 7E
 1154 FE20
1156 FA6C11
1159 FE3F
 115B F26C11
                                                                                    INT1 ;Get Intl Status
BOM ;Check for byte out
?70018 ;If not, try again
A,M ;Get listener
DOUT
H ;Incr pointer
XFER1 ;Loop until non-valid listener
INT1 ;Get Intl Status
BOM ;Check for byte out
?70019 ;If not, try again
A,AXRA+CAHCY+EDEOS ;Invisible handshake
                                         541
542+??ØØ18: IN
543+ ANI
 115E DB61
                                         543+
544+
1160 E602
1162 CA5E11
                                                                    JZ
MOV
                                         544+
545
546
547
548
1165 7E
1166 D360
                                                                    TUO
 1168 23
                                                                    INX
1169 C35311
                                                                              XFER1 ;Loop until non-valid listener
                                                                    JMP
                                         549 XFER2: WAITO
550+??0019: IN INT1
551+ ANI BOM
116C DB61
116E E602
1170 CA6C11
                                         551+
552+
                                                                    JZ
MVI
                                                                  JZ 778819 ;If not, try again

MVI A,AXRA+CAHCY+EDEOS ;Invisible handshake

OUT AUXMD ;Continuous AH mode

A,LON ;Listen only

OUT ADRMD CLRA

XRA A ;A XOR A = 8

OUT AUXMD ;Immed. XEQ PON

MOV A,B ;Get EOS

OUT EOSR ;Output it to 91

MVI A,GTSB ;Go to standby

OUT CMD92
1173 3E87
                                         553
1175 D365
                                         554
1177 3E40
                                         555
1179 D364
                                         556
                                         557
1178 AF
117C D365
                                        559
117E 78
117F D367
                                         560
                                         551
                                         562
1183 D369
                                        563
                                                                                                                                                                                                       231324-37
```



```
WAITX
                                                      564
                                                                                                              PRTF
   1185 DB6F
                                                565+??ØØ2Ø: IN
   1187 E602
                                                      566+ ANI
567+ JNZ
   1189 C28511
                                                                                                               ??9929
                                                       568
                                                                                                              ;Wait for TCS
PRTF ;Get task complete int,etc.
                                                                                        WAITT
   118C D86F
                                                       569+??0021: IN
                                                                                                              TCIF ;Mask it ;Mask i
   118E E602
                                                      570+ ANI
571+ JZ
   1190 CA8C11
                                                                                       JZ
                                                     571 × FER3:
572 × FER3:
573
574
575
576
577
   1193 DB61
                                                                                       ANT
   1197 CA9311
                                                                                       JZ
                                                                                       MVI
   119A 3EFD
                                                                                                           PRTF
TCIF
2790322
                                                                                                               A, TCSY ; Take control syncronously
  119C D369
                                                                                       TUO
                                                                                       WAITX
                                                     577
578+??0022: IN
579+ ANI
   119E DB5F
                                                    579+ ANI
580+ JNZ
  11A0 E692
  11A2 C29E11
                                                     581
                                                                                       WAITT
                                                                                                            PRTF ;Get task complete int,etc.
  11A5 DB6F
                                                      582+??ØØ23: IN
                                                                                                             PRTF Get task complete Alloyson.
TCIF ;Mask it
270023 ;Wait for task to be complete
A,AKRA ;Not cont AH or END on EOS
                                                    583+ ANI
584+ JZ
585 MVI
586 OUT
587 MVI
   11A7 E602
 11A9 CAA511
11AC 3E80
   11AE D365
                                                                                                         AUXMD
A, FMHSK; Finish handshake
AUXMD
A, TON
A, TON
A, TON
ADRMD
; Normal return A=0
A; A XOR A = 0
AUXMD; Immediate XEO PON
                                                                                                            AUXMD
  11BØ 3EØ3
                                                   587 MVI
588 OUT
589 OUT
591 CLRA
592+ XRA
593 OUT
  11B2 D365
  1184 3E80
 11B6 D364
                                                                                      OUT
 1188 AF
                                                                                       XRA
  11B9 D365
 11BB C9
                                                      594 XFER4: RET
                                                    598;
599; TRIGGER ROUTINE
600;
600;
601;
                                                  681;
682;INPUTS: HL listener list pointer
683;OUTPUTS: None
684;CALLS: None
685;DESTROYS: A, HL, F
686;
687;
                                                                                                   A, HL, F

A,UNL;
DOUT; Send universal unlisten

E 20H, 3EH, TRIG2; Check for valid listen
; Checks for value in range
; branches to label if not
; in range. Falls through if
; lower <= ((H)(L)) <= upper.

A, M

20H

TRIG2
3EH+1

TRIG2
3EH+1

TRIG2
3EH+1

TRIG2
3FH+1

TRIG1

JOUT; Send Listener to GPIB
H, Incr. pointer
TRIG1; Loop until non-valid char
; Wait for last listen to finish


INT1 ; Get Intl status

BOM ; Check for byte out
?70824 ; If not, try again
A, M

JINT1; Get Intl status

BOM ; Check for byte out
?78825; Jff not, try again
A,GET; Send group execute trigger
DOUT; Send group execute trigger
DOUT; fo all addressed listeners

INT1 ; Get Intl status
                                                   507;
608 TRIG: MVI
609 OUT
610 TRIGI: RANGE
11BC 3E3F
11BE D360
                                                    512+
                                                    613+
                                                    614+
                                                  614+
615+
616+
617+
618+
619+
620+
11CØ 7E
11C1 FE20
11C3 FAD911
                                                                                     CPI 20H
JM TRIG
11C6 FE3F
                                                                                      CPI
                                                                                  JP TRIG
11C8 F2D911
                                                  620+ JP
621 WAITO
622+770024: IN
623+ ANI
624+ JZ
625 MOV
11CB DB61
11CD E602
11CF CACBII
11D2 7E
11D3 D360
                                                  626 OUT
627 INX
628 JMP
629 TRIG2: WAITO
                                                                                     TUO
11D5 23
11D6 C3C011
                                                 631+ ANI
632+ I
11D9 DB61
11DB E502
11DD CAD911
                                                 633
634
11EØ 3EØ8
11E2 D350
                                                                                   OUT
                                                                                                                                 ;Get Intl status
11E4 DB61
                                                   636+??ØØ26: IN
637+ ANI
                                                                                                             INT1
11E6 E602
                                                  637+
                                                                                                           BOM
                                                                                                                                  ;Check for byte out
                                                                                                                                                                                                                                                                      231324-38
```



```
1238 E502
123A CA3512
                 716+
717+
718+
719+ CPI
720+ CPI
721+ JM
722+ CPI
723+ JP
724 MOV
725 OUT
INX
                                         ;lower <= ((H)(L)) <= upper.
;Get next byte.

A,M
4MH
SPOL2
5EH+1
SPOL2
A,M
;Get talker
DOUT ;Send to GPIB
H LIGHT Talker light pointer.
123D 7E
123E FE40
1240 FA9412
1243 FE5F
1245 F29412
1248 7E
1249 D360
                                                   ;Incr talker list pointer
1248 23
                                          Н
                   727
728
729
124C 3E40
                                         A, LON
                                                  ;Listen only .
                                 MVI
124E D364
                                TUO
                                          ADRMD
                                        Wait for talk address to complete

INTI
(Get Intl status
804
(Check for byte out
770033
Iff not, try again
Pattern for immediate XEQ PON
A,GTSB
(Goto standby
CMD92

PRTF
TCIF
770034

Wait for TCI false
PRTF
TCIF
770035

Wait for TCI
PRTF
Get task complete int,etc.
TCIF
770035

Wait for task to be complete
                                                   ; Wait for talk address to complete
                                 WAITO
1250 DB61
                    730+??0033:
                                  IN
                   731+ ANI
732+ JZ
733
1252 E502
1254 CA5012
                   733
734+
735
736
737
738
1257 AF
                                 XRA
1258 D365
125A 3EF6
                                 TUO
                                 MVT
125C D369
                                 OUT
                                 WAITX
125E DB6F
                    739+??ØØ34: IN
                   740+ ANI
741+ JN2
1260 E602
1262 C25E12
                    742
                                 WAITT
                                        1265 DB6F
                    743+??ØØ35: IN
                    744+ ANI
745+ JZ
1267 E602
1269 CA5512
                    746
                                 WAITI
                    747+??ØØ36: IN
748+ MOV
126C DB61
                   748+
749+
126E 47
126F E601
1271 CA6C12
                                 ANI
                    750+
                                 JZ
                    751
752
753
1274 3EFD
                                 MVI
1276 D359
                                 TUO
                    753
                                 WAITX
1278 DB6F
                    754+??0037: IN
                   755+
756+
127A E602
127C C27812
                                 ANI
                                 JN2
                                                  ;Wait for TCI
;Get task complete int,etc.
;Mask it
;Wait for task to be complete
;Get sarial poll status byte
                    757
                                 WATTY
127F DB6F
                    758+??##338: IN
                                          PRTF
                    759+
1281 E602
                                 ANI
                                          TCIF
                                 JZ
IN
                                          ??0038
1283 CA7F12
                    760+
                                         DIN
D Total
                    761
762
                                                  ;Get serial poll status byte ;Store it in buffer
1286 DB60
1288 12
                                 STAX
                                                  ;Talk only for controller
                    763
1289 13
                                 INX
128A 3E80
                    764
                                 MVI 30
                                          A, TON
                                                  ;A XOR A =8; ;Immeditate XEQ PON;CLR LA
128C D354
                    765
                                 OUT
                                          ADRMD
                    765
                                 CLRA
128E AF
                    767+
                                 XRA
                                 OUT
128F D365
                    768
                                        AUXMD
                    769
                                JMP .
1291 C33D12
                                                  Go on to next device on list
                                         SPOL1
                    770
                                         A,SPD ;Serial poll disable
                    771 ;
1294 3E19
                    772 SPOL2: MVI
1296 D360
                   773
774
                                 OUT
                                         DOUT ; We know BO was set (WAITO above)
                                                ;Get Intl status
                                 WAITO
1298 DB61
                    775+??0039: IN
                                          INTI
                    776+ ANI
129A E602
                                                  ;Check for byte out
                                          BOM
                                         770039 ; If not, try again

A :A XOR A =0
129C CA9812
                    777+
                                 JZ
                          CLMA
XRA A
OUT AUXMD ;
RET
                    778
                    779+
12AØ D365
                    78Ø
781
                                         AUXMD ; Immediate XEQ PON to clear LA
12A2 C9
                    783 ;*****************************
                    784 ;
                                                                                                       231324-40
```

```
785 ; PARALLEL POLL ENABLE ROUTINE
                                                 787; INPUTS: HL listener list pointer
788; DE configuration byte pointer
789; CALLS: None
791; DESTROYS: A, DE, HL, F
792;
793;
794 PPEN: MVI A INT
                                                   793 ;
794 PPEN: MVI A,UNL ;Universal unlisten
795 OUT DOUT
12A3 3E3F
12A5 D36Ø
                                                                                                    A,UNL JUNIVERSE UNIVERSE UNIVE
                                                   795 PPEN1: RANGE
                                                  797+
798+
                                                   799+
                                                  800+
                                                  801+
                                                                                  MOV
12A7 7E
                                                  802+
 12A8 FE20
                                                  803+
12AA FAD812
12AD FE3F
                                                  804+
                                                                                  CPI
                                                  805+
 12AF F2D812
                                                  806+
                                                                                   JP
                                                  807
                                                                                   WAITO
                                                                                                                               ; Valid wait 91 data out reg
                                                                                                          INTI
 12B2 DB61
                                                  808+??0040: IN
                                                                                                                               ;Get Intl status
;Check for byte out
 1284 E602
                                                                                 ANI
                                                                                                          BOM
                                                                                                                               ;Check for byte out
;If not, try again
;Get listener now terreroom can
good terreroom can
                                                                                                          ??0040
 1286 CAB212
                                                  810+
                                                                                    JZ
 1289 7E
                                                                                    MOV
                                                  811
                                                                                                          A.M
12BA D350
                                                                                   OUT
                                                                                                         DOUT
                                                                                                                             ;Get Intl status
;Check for byte out
;If not, try again
;Parallel poll configure

;Get Intl status
;Check for byte out
;If not, try again
;Get matching configuration byte
;Merge with parallel poll enable
                                                  813
                                                                                  WAITO
 12BC DB61
                                                  814+??ØØ41: IN
                                                                                                          INTI
12BE E602
12C0 CABC12
                                                  815+
816+
                                                                                  ANI
JZ
                                                                                                          BOM
??0041
                                                  817
818
819
12C3 3EØ5
12C5 D36Ø
                                                                                  IVM
                                                                                  WAITO
                                                                                                         INT1
BOM
 12C7 DB61
                                                  820+??0042:
                                                                                     IN
12C9 E602
12CB CAC712
                                                  822+
823
                                                                                  JZ
                                                                                                          ??0042
 12CE 1A
                                                                                    LDAX
                                                                                                          PPE
12CF F660
12D1 D360
                                                                                  ORI
                                                  824
                                                  825
826
827
                                                                                                                              ;Incr pointers
                                                                                                          DOUT
 12D3 23
                                                                                                         H
D
 12D4 13
                                                                                  INX
 12D5 C3A712
                                                  828
                                                                                    JMP
                                                                                                                             ;Loop until invalid listener char
                                                                                                          PPEN1
                                                  829 PPEN2: WAITO
                                                                                                                              ;Get Intl status
;Check for byte out
 12D8 DB61
                                                                                                          INT1
                                                  830+??0043:
                                                                                     IN
12DA E602
12DC CAD812
                                                  831+
                                                  832+
833
                                                                                  .12
                                                                                                          ??0043 ; If not, try again
                                                                                 RET
                                                  834 ;
                                                  834 ;
835 ;PARALLEL POLL DISABLE ROUTINE
                                                 836 ;
837 ;INPUTS:
                                                                                                        HL listener list pointer
                                                  838 ; OUTPUTS:
                                                                                                        None
None
A, HL, F
                                                  839 ; CALLS:
840 ; DESTROYS:
                                                 841;
842 PPDS: MVI A,UNL ;Universal unlisten
843 OUT DOUT
844 PPDS1: RANGE 20H,3EH,PPDS2 ;Check for valid listener
845+ ;Checks for value in range
846+ ;branches to label if not
847+ ;in range. Falls through if
848+ ;lower <= ((H)(L)) <= upper.
850+ MOV A,M
851+ CPI 20H
12EØ 3E3F
12E2 D360
12E4 7E
12E5 FE2Ø
12E7 FAFD12
                                                                                 MOV
CPI
JM
                                                                                                        PPDS2 Saye 99 Head
                                                  852+
12EA FE3F
                                                  853+
                                                                                  CPI
                                                                                                          3EH+1
12EC F2FD12
                                                                                   JP
                                                                                                         PPDS 2
                                                                                  WAITO
                                                 855 WAIT
856+??0044: IN
                                                                                                        INT1 ;Get Intl status
BOM ;Check for byte out
778044 ;If not, try again
12EF D861
12F3 CAEF12
                                                  858+
                                                                                                                                                                                                                                                                  231324-41
```

1286 78	250 40		ritues sienes luce in			
1250 /6	859 MU	V A,M	;Get listener			
1257 0300	850 00	r DOUT	M. Tisteser ligt p			
1253 23	851 IN	X H	;Incr pointer		+ BET	
12FA C3E412	963 pppc3- WA	P PPUSI	; Loop until invalid	d listene	be tue _ Pat	
12ED D061	964+33004E- T	TTO TAUM?	.C. T			
12FF F692	9654 AN	INII	Get Intl Status	1870		
1301 CAPDIS	9661 72	220045	theck for nyte out			
1301 CAPDIZ	067	220045	; It not, try again	61		
1306 0360	969	A, PPC	; Parallel poll con	riqure		
1300 0330	000 600	TOOUT				
1309 0061	039 WA	110	(514. CBSBC 886.885)			
1300 0001	070+770040: 1	N INTI	;Get Intl status			
130C CA0013	071+ AN	1 804	;Check for byte out			
130C CAUSI3	872+ 32	??0046	; It not, try again			
1311 0360	873 MV	A, PPD	; Parallel poll disa	able	+008	
1311 0350	874	DOUT			+188	
1212 0061	875 WA	Tro	Con Ton Man			
1313 DB61	8/6+??004/: 1	INTI	;Get Intl status			
1313 6502	877+ AN	I BOM	; Check for byte out	E MY		
1317 CA1313	878+ JZ	??0041	; It not, try again			
131A C9	879 RE	r				
	880;	THE STATE TO	tion billing	OTIAN		
	881 ; PA	RALLEL POLL U	NCONFIGURE ALL ROUTI	INE		
	882 ;					
	883 ;					
	884 ; INPUTS:	None				
	885 ;OUTPUTS:	None				
	886 ; CALLS:	None				
	887 ; DESTROYS:	A, F				
	888 ;					
131B 3E15	889 PPUN: MV	I A, PPU	;Parallel poll unco	onfigure		1200 083012
131D D360	890 00'	r Dou'r				
	891 WA	OTI				
131F DB61	892+??0048: I	INT1	:Get Intl status			
1321 E602	893+ AN	I BOM	:Check for byte out	t		
1323 CA1F13	894+ JZ	220048	:If not, try again			
1326 C9	895 RE	200 2346	AND MANAGES AND ANDER			
	895 ;					
	897 : *******	*******	**********	******		
	898 ;	bd tarrensa				
	899 ; CONDUCT A	PARALLEL POL	t.			
	900 :					
	901 ;					
	902 ; INPUTS:	None				
	903 :OUTPUTS:	None				
	904 :CALLS:	None	a lant sout that			
	905 : DESTROYS:	A. B. F	Tol Hopeda 1008			
	906 : RETURNS:	A= para	liel poll status byt	te		
	907 :		area porr states syc	Tax		
1327 3E4Ø	908 PPOL: MVI	A.LON	:Listen only			
1329 D364	909	ADRMD	Skin gilly STRVOIG			
	910	A	:Immediate XEO PON			
132B AF	911+ XR	A Testal	A XOR A =Ø			
132C D365	912	AUXMD	:Reset TON			
132E 3EF5	913 MVT	A.EXPP	Execute parallel r	0011		
1330 D359	914 011	CMD92	, pararrer p	1021		
	915 WAT	TI	:Wait for completion	on= BT on	91	
1332 DB61	916+??ØØ49: IN	INTI	Get INT) status	on	Red Pensit	
1334 47	917+ MOX	B.A	Save statue in P			
1335 E6Ø1	918+ ANT	BTM	:Check for bute in			
1337 CA3213	919+ .12	220049	If not inst try	again	4508	
133A 3E8Ø	920 MVI	A. TON	:Talk only	74411		
133C D364	921 QUT	ADRMD	to the same of the			
	922	A	· Immediate VEO CON			
	923+ YD2	A -914	. A VOD A -A		+848	
133E AF	924	AHYMD	· Paget ION			
133E AF	001	DIN	Cat DD buta			
133E AF 133F D365 1341 DB60	925 TAI	DIM	Agec by pace		+528	
133E AF 133F D365 1341 D860 1343 C9	925 IN					
133E AF 133F D365 1341 D860 1343 C9	925 IN 926 RET					128G P2FD12
133E AF 133F D365 1341 D860 1343 C9	925 IN 926 RET 927; 928:*******	*****	****************	10000 91	7900	
1336 AF 133F D365 1341 D860 1343 C9	925 IN 926 RET 927 ; 928 ;************************************	******	*******	**** OT AN	228	
133E AF 133F D365 1341 D860 1343 C9	925 IN 926 RE1 927; 928;************************************	**************************************	**************	NATAC.	855 855 856+773844	
133E AF 133F D365 1341 D860 1343 C9	925 IN 926 RE1 927; 928;************ 929;PASS CONTR 930; 931; INDICE:	**************************************	**************************************	DPIAW WI	855 856+773844;	
12F6 7E 12F7 D360 12F9 23 12FA C3E412 12FD D861 12FF E502 1301 CAFD12 1304 3E05 1305 D350 1308 D861 130A E602 130C CA0813 130F 3E70 1311 D350 1313 D861 1315 E602 1317 CA1313 131A C9 1318 3E15 131D D360 131F D861 1321 E602 1322 CA1F13 1326 C9 1328 AF 132C D365 132E 3EF5 133D D369 1332 D861 1334 47 1335 E601 1337 CA213 133A 3E01	925 IN 926 RE1 927; 928;************************************	**************************************	ter to talker	97 372AW 3 M3 3 MA 3 G	855 856+773844; 857+ 857+	



```
933 ;CALLS:
934 ;DESTROYS: A, HL, F
935 PCTL: RANGE 40H,5EH,PCTL1 ;Is it a valid talker ?
936+ ;Checks for value in range
937+ ;branches to label if not
938+ ;in range. Falls through if
939+ ;lower <= ( (H)(L) ) <= upper.
                                                                                                                                 ;Get next byte.
                                                    940+
 1344 7E
                                                   941+
                                                                                                       A,M
40H
                                                                                                          CPI
 1345 FE40
1347 FA8A13
                                                   942+
                                                                                    JM
CPI
                                                   943+
 134A FE5F
134C F28A13
134F FE41
                                                    944+
                                                   945+
                                                                                    JP
                                                                                                           PCTL1
                                                                                                           MTA ;Is it my talker address
PCTL1 ;Yes, just return
DOUT ;Send on GPI8
                                                   946
                                                                                    CPI
  1351 CA8A13
                                                  948
949
                                                    947
                                                                                   JZ
OUT
 1354 D360
                                                                                                         INT1 ;Get Intl status
BOM ;Check for byte out
??0050 ;If not, try again
A,TCT ;Take control message
DOUT

INT1 ;Get Intl status
BOM ;Check for byte out
??0051 ;If not, try again
A,MODE1 ;Not talk only or listen only
ADRMD ;Enable 91 address mode 1

A ;A XOR A = 0
AUXMD ;Immediate XEQ PON
;My device address
ADR01 ;Immediate XEQ PON
;My device address
ADR01 ;Command pass thru enable
AJXMD ...

PP configuration goes becetters
                                                                                    WAITO
 1356 DB61
1358 E602
                                                    950+??0050:
                                                   951+
                                                                                    ANI
 135A CA5513
                                                   952+
                                                   953
954
 135D 3E09
                                                                                     MVI
 135F D350
                                                                                    OUT
                                                   955
                                                                                    WAITO
 1361 DB61
1363 E602
                                                   956+??0051: IN
957+ ANI
 1365 CA6113
                                                   958+
 1368 3E01
                                                   959
960
                                                                                     MVI
 136A D364
                                                                                    OUT
                                                   951
952+
963
954
                                                                                    CLRA
                                                                                    XRA
 136D D365
136F 3E01
                                                                                    OUT
                                                                                    MVI
 1371 D366
                                                   965
 1373 3EA1
                                                   966
967
                                                                                    MVI
 1375 D365
                                                   967 OUT AUXMD
968 ;******optional PP configuration goes here*******
                                                                                                         PRTF
TCIP
770052
1377 3EF1
                                                   959 MVI
970 OUT
 1379 D369
                                                   971
                                                                                   WAITX
                                                                                                          PRTF
TCIF
PRTF
Get task complete int,etc.
Mask it
 137B DB5F
                                                   972+??ØØ52: IN
                                                   973+ ANI
974+ JNZ
975 WAIT
137D E602
137F C27813
                                                                                    WAITT
                                                   976+??ØØ53: IN
977+ ANI
978+ JZ
979 INX
1382 DB6F
 1384 E602
                                                                                                          TCIF ;Mask it
??0053 ;Wait for task to be complete
 1385 CA8213
 1389 23
                                                   979 INX H
980 PCTL1: RET
981;
                                                   979
 138A C9
                                                   982 ;
                                                   983 ;******************
                                                   984 ;
                                                   984 ;
985 ; RECEIVE CONTROL ROUTINE
                                                   986 ;
                                                   987 ; INPUTS:
                                                                                                          None
                                                   988 ; OUTPUTS:
                                                                                                          None systematical and a second 
                                                                                                          989 ; CALLS:
                                                   990 ; DESTROYS:
                                                   991 ;RETURNS:
                                                   992 ;
                                                   992;
993;NOTE:
                                                                                     THIS CODE MUST BE INSHIP INTERNALED INTO ANY USER.
SOFTWARE THAT FUNCTIONS WITH THE 8291 AS A DEVICE.
NORMALLY SOME ADVANCE WARNING OF IMPENDING PASS
CONTROL SHOULD BE GIVEN TO US BY THE CONTROLLER
WITH OTHER USEFUL INFO. THIS PROTOCOL IS SITUATION
SPECIFIC AND WILL NOT BE COVERED HERE.
                                                   994 ;
                                                   995 ;
                                                   996
                                                   997;
                                                   998
                                                   999 ;
                                                                                                         INT1 ;Get INT1 req (i.e. CPT etc.)
CPT ;Is command pass thru on ?
RCTL2 ;No, invalid-- go return
CPTRG ;Get command
TCT ;Is it take control ?
231324-43
                                                 1000
                                                1000;
1001 RCTL: IN
1002 ANI
138B D851
138D E680
138F CACF13
                                                1003
                                                                                   JZ
1392 DB65
                                                1004
                                                                                   CPI
```

```
;No, go return invalid ;Get address status ;IS TA on ?
1396 C2CA13
                 1005
                              JNZ
                                       RCTL1
1399 DB64
                 1007
                               IN
                                       ADRST
                                       TA ;IS TA on ?

RCTLl ;No -- go return invalid
A,DTDLl ;Disable talker listener
139B E602
                  1008
                               ANI
139D CACA13
                 1009
                              JZ
13A0 3E60
                               MVI
                 1010
13A2 D355
                               OUT
                                       ADRØ1
A, TON
                 1011
13A4 3E8Ø
                 1012
                               MVI
                                       13A6 D354
                  1013
                               TUO
                  1014
                               CLRA
13A8 AF
                 1015+
                               XRA
13A9 D361
                 1916
                               TUC
                1017
1018
1019
1020
1021
1022
13AB D352
                               OUT
13AD D365
                               OUT
13AF 3EFA
                               MVI
                                       A, TCNTR ; Take (receive) control 92 command
                                       A,VSCMD ;Valid command pattern for 91
13B1 D369
                               TUC
1383 3FØF
                               MVI
1385 D365
                               OUT
                  1023 ;****** optional TOUT1 check could be put here ******
                                      WAITX 300
                  1024
1387 DB5F
                  1025+??0054: IN
                 1026+
1027+
                               ANI
1389 E602
13BB C2B713
                               JNZ
                               WAITT
138E D86F
                  1029+??0055: IN
                 1030+ ANI
1031+ JZ
1032 MVI
1033 JMP
13C0 E602
                              770755 , Wait for task to be complete
MVI A,TCT ; Valid return pattern
JVP RCTL2 ; Only one return per routine
A,VSCMD ; Acknowledge CPT
OUT
CLRA
XRA A ; Error return pattern
XRA A ; A XOR A = 8
RET
13C2 CABE13
13C5 3E09
13C7 C3CF13
13CA 3EØF
                  1034 RCTL1:
                 1035
13CC D365
                 1036
1037+ XRA A ;
1038 RCTL2: RET
13CE AF
13CF C9
                 1041 ;
1042 ; SRO ROUTINE
                13DØ DB69
13D2 E620
13D4 CAE213
13D7 F60B
                              OUT
13D9 D369
                                       INTST Get IBF
13DB DB69
                 1056 SRQD1: IN
                                      IRFRT ; Mask it
SRQD1 ; Wait if not set
                 1057 ANI
1058 JZ
1059 SRQD2: RET
1300 E602
13DF CADB13
13E2 C9
                 1061;
1062;
1063; REMOTE ENABLE ROUTINE
1064;
1065; INPUTS: None
1066; OUTPUTS: None
1066; CALLS: NONE
1068; DESTROYS: A, F
1099;
1070 REME: MVI A, SREM
1071 OUT CMD92; 92 asserts remote enable
1072 ;Wait for TCI = 0
1073+720056; IN PRTF
1073+ ANI TCIF
1075+ JN2 720056
1076 WAITT
1077+720057: IN PRTF ;Get task complete
1078+ ANI TCIF; Mask it
13E3 3EF8
13E5 D369
13E7 DB6F
13E9 E602
13EB C2E713
13EE DB6F
                       ANI
JZ
13F2 CAEE13 1079+
                                      ??0957 ;Wait for task to be complete
                                                                                                 231324-44
```





```
13F5 C9
                                                                                                               1080
                                                                                                                                                                                             RET
                                                                                                               1081 :
                                                                                                               1082 ;***********************
                                                                                                             1083;
1084 ; LOCAL ROUTINE
1085 ;
1086 ;
1087 ; INPUTS: None
1088 ; OUTPUTS: None
1089 ; CALLS: None
1090 ; DESTROYS: A, F
                                                                                                          1898 | WAITT | Park | 1891 | 1892 | 1892 | 1892 | 1893 | 1894 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1895 | 1
   13F6 3EF7
  13F8 D369
   13FA DB6F
   13FC E602
                                                                                                                                                                                                                                                                                           ;Wait for TCI Representation (See task complete int,etc.
  13FE C2FA13
                                                                                                          1098 WAITT PRTF
1099+??0059: IN PRTF
1100+ ANI TCIF
  1401 DB6F
                                                                                                           1100+ ANI TCIF ;Mask it
1101+ JZ ??0059 ;Wait for task to be complete
  1403 E602
   1405 CA0114
                                                                                                           1408 C9
                                                                                                          1103;
1104;
1105;
1106;
1107;
1108;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;
1109;

                                                                                                   1409 3EF9
 140B D359
 140D DB6F
 140F E502
1411 C20D14
 1414 DB6F
1416 E602
1418 CA1414
141B C9
                                                                                                           1130 RET
1132 ; vd nio of neinled neind outpes; d
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    231324-45
```

3-143

```
1133 ; APPLICATION EXAMPLE CODE FOR 8985
                                            1134 :
                                                                                         0032
                                           1135 FGDNL
1136 FCDNL
  0031
                                                                            FOIL
  0051
                                            1137 FCDNT
                                                                            EQU
                                           1138 CR
1139 LF
                                                                           EQU
   GOOD
   ØØØA
  GGFF
                                            1140 LEND
                                                                            EQU
  9940
                                           1141 SRQM EQU
                                           1142;
1143 FGDATA: DB 'FU1FR37KHAM2VO',CR ;Data to set up func. qen
  141C 46553146
1420 5233374B
                                               sidane esones policiente agus ses 1981 A IVM 1000 CERS 1982 CERS 1983 CERS 1
 1424 48414D32
1428 564F
   142A 0D
                                           1144 LIM1 EQU
1145 FCDATA: DB
                                                                                                                                             ;Buffer length
;Data to set up freq ctr
  GAGE
  1428 50463447
                                          1145 FCDATA: DB 'PP4G7T'

1146 LIM2 EQU 6 ,Buffer length
1147 LL1: DB FCDNL,LEND ,Listen list for freq ctr
  142F 3754
  0006
  1431 31
 1432 FF
1433 32
                                           1148 LL2: DB FGDNL, LEND ;Listen list for func. gen
 1434 FF
1435 51
                                           1149 TL1: DB FCDNT, LEND
                                                                                                                                                        ; Talk list for freg ctr
                                                                                       ON GENERATOR
B,CR ;EOS
C,LIM1 ;Count
D,FGDATA ;Data pointer
H,LL2 ;Listen list pointer
SEND
                                           1151 ; SETUP FUNCTION GENERATOR SETTINGS THORA & BARLO SOMESTED
  1437 Ø6ØD
                                           1152 MVI
1153 MVI
 1439 ØEØF
143B 111C14
                                           1154
                                                                          LXI
                                                       LXI
  143E 213314
                                           1155
  1441 CD1C10
                                           1156
                                            1157 :
                                            1157 ;
1158 ;SETUP FREO COUNTER
                                         1159 ;
 1444 Ø554
1446 ØEØ6
  1448 112814
  144B 213114
  144E CD1C10
 1451 CDD013
 1454 CA5114
 1457 11003C
 145A 213514
 145D CD1C12
1460 1B
1461 1A
                                                                         LDAX D Get status byte
ANI SROM ;Did ctr assert SRO ?
JZ ERROR ;Ctr should have said yes
1462 E649
 1464 CA7714
                                           1179
                                          1181 ; RECEIVE READING FROM COUNTER 1182 ;
1467 Ø6ØA
                                                                                            B,LF ;EOS
C,LIM3 ;Count
H,TL1 ;Talk list pointer
D,FCDATI ;Data in buffer pointer
 1469 ØE11
                                          1184
                                                                          MVI
146B 213514
                                          1185
                                                                         T.X.T
146E 11013C
                                          1185
                                                                         LXI
1471 CD9F1Ø
                                                                        CALL
                                          1187
1474 C27714
                                          1188
                                                                                           ERROR
                                         1189;
1199;****** rest of user processing goes here *****
```

1195 SPBYTE: DS 1 ;Location for serial poll byte 1197 LIM3 EQU 17 ;Max freq counter input

;User dependant error handling

231324-46

1192

1193 ERROR: NOP 1194 ; 1195 ORG

ETC. 3CROH

1477 00

3000 3000

0011



,							
3001		1198 FCDATI: 1199	END	LIM3 ;Fred	q ctr input	: buffer	
PUBLIC SYN	MBOLS						
EXTERNAL S							
						re Softwa	Test Cases for th
USER SYMBOLS ABORT A 88F BIM A 88C CLMST A 886 DCLR A 11E EDDOS A 886 ERROR A 147 FCINL A 985 IFCL A 148 INIST A 986 LL1 A 143 MODEL A 688 PPPN A 122 RAMGE + 638 RECVI A 168 SENDO A 168	99 ADR#01 10 BOF 10 CMD92 CMD92 CDCLR1 144 ENDMK EVGIT 17 FCONF GTS9 18 TIL 16 TIL 17 TIL 18 PPOL 18 RECV2 18 RECV2 18 RECV2 18 SEND 18 TOUT1 18 TOUT1 18 YSCMD	A 9069 CPT A 11F0 DCLR2 A 9819 EOIS A 98110 EVCST A 9851 HOEND A 18951 H	A 9844 A 9992 A 9899 A 1299 A 9998 A 9998 A 1968 A 1968 A 1968 A 1968 A 197 A 1284 A 9815 A 9815 A 1196 A 9815 A 1196 A 1196 A 1197 A 1284 A 9815 A 1028 A 1028 A 1038 A 1	ADRST A 0954 BUSST A 0968 CPTEN A 0961 DIN A 9364 EDIST A 3929 EVREG A 0868 FGOVL A 0869 LON A 0869 LON A 0869 LON A 0869 LON A 0869 EVREG A 0868 EVREG A 0868 EVREG A 0868 EVREG A 0869 EVREG A 1119 EV	EOSR A P PNHSK A	1993 CLWAT 1955 CR 1956 DTDL1 1957 ERFLG 1957 ERFLG 1957 FCDATA 1938 IBFBT 1938 INTM1 1938 INTM1 1938 INTM1 1938 PCTL1 1958 PCTL1 1958 RT92 3CA RCTL2 117 RECV5 1952 RSTI 1958 SPD 1958 TCASY 1959 TCASY 1960 TRIGI	A 9490 OCL A 9914 A 9656 A 9656 BRH4 A 9651 A 9651 BRH5 A 9611 BRH5 BRH5 BRH5 BRH5 BRH5 BRH5 BRH5 BRH5
ASSEMBLY (N	TA 03		TA OS	A 118R
	SE ATN					SE ATI	231324-47
			10	11 44 EC		11 44 EO	
	84 3E80 3E73			44 0 3E82 3E73		44 2E 3E82 3E73	
							Receive Test Ca
44	44	44	44	44			
0=256 3E80	4 3E80	4 3E80	30 3E80				
			3E70	3E76		3E80 3E70	
40	40		78	5E			
40 ATN	40 ATIN						
SFATN		3F ATN		SF ATM	3F ATN	3F ATN	
STATN	21 ATN	21 ATN			21 ATM		
	11					The second second	
				2			
44	. 55	4					
		40					
	0	40 ζ					
3E84			3E80				
		3E71					

APPENDIX B

Test Cases for the Software Drivers

The following test cases were used to exercise the software routines and to check their action. To provide another device/controller on the GPIB a ZT488 GPIB Analyzer was used. This analyzer acted as a talker, listener or another controller as needed to execute the tests. The sequence of outputs are shown with each test. All numbers are hexadecimal.

Send Test Cases B = C = DE = HL = 3E70: 3E80: GPIB output:	\$ 44 30 3E80 3E70 20 3 11 4 41 AT 3F AT 20 AT 30 AT 3E AT 11 44 EO	0 3E 3F 4 N N N N	44 2 3E80 3E70 41 AT 3F AT 20 AT 30 AT 3E AT 11 44 EC	N MIL A	GRISON STREET CONTROL OF CONTROL	20 ATN	TEME 1 A 10 A
Ending B = Ending C = Ending DE = Ending HL =	44 2E 3E82 3E73		44 0 3E82 3E73			44 0 3E80 3E73	
Receive Test Ca	ses						
B=	44	44	44	44	44	44	44
C=	30	30	30	30	4	4	0=256
DE=	3E80	3E80	3E80	3E80	3E80	3E80	3E80
HL=	3E70	3E70	3E70	3E70	3E70	3E70	3E70
3E70:	40	50	5E	5F	40	40	40
GPIB output:	40 ATN	50 ATN	5E ATN		40 ATN	40 ATN	40 ATN
	3F ATN	3F ATN	3F ATN		3F ATN	3F ATN	3F ATN
7T400 Data	21 ATN	21 ATN	21 ATN		21 ATN	21 ATN	21 ATN
ZT488 Data In	1	1 2	1 2		1 2	11 22	1 2
	3	3	3		3	33	3
	4	4	44,EOI		4	44	44
	44	5,EOI	11,201				
Ending A =	0	0	0	5F	40	0	0
Ending B =	0	0	0	44	40	0	0
Ending C =	2B	2B	2C	30	0	0	FC
Ending DE=	3E85	3E85	3E84	3E80	3E84	3E84	3E84
Ending HL=	3E71	3E71	3E71	3E70	3E71	3E71	3E71

Serial Poll Test Cases

C= 30 OC= 30 DE = 3E80 DE= 3E80 RE RE 08 HL= 3E70 HL= 3E70 80 3E70: 5F 3E70: 40 50 GPIB output: 3F ATN 5E **21 ATN** 5F **18 ATN** GPIB output: 3F ATN MTA 18 19 ATN output: 21 ATN Ending C = 30output: 18 ATN Ending DE = 3E80 output: 40 ATN Ending HL= 3E70 input*: 00 output: 50 ATN input*: 41 output: 5E ATN

*NOTE: leave ZT488 in single step mode even on input

Ending C = 30 Ending DE = 3E83 Ending HL = 3E73 Ending 3E80: 00 41 7F

input*: 7F output: 19 ATN

Pass Control Test Cases

HL= 3E70 3E70 3E70 3E70: 40 41(MTA) 5F GPIB output: 40 ATN

09 ATN —ATN

Receive Control Test Cases

 GPIB input
 10 ATN ATN
 40 ATN O9 ATN
 41 ATN O9 ATN

 Run Receive Control
 GPIB Input
 ATN ATN

 GPIB Input
 ATN ATN

 Ending A = 0
 0
 09



Parallel Poll Enable Test Cases

DE= HL= 3E70: 3E80:

3E80 0835 3E70 20 30 3E 3F 01 02 03 3F ATN

3E80 3E70 HL= 3E748 3E70: 40 3F ATN

GPIB output:

20 ATN 05 ATN 61 ATN 30 ATN 05 ATN 62 ATN 3E ATN 05 ATN 63 ATN

Ending DE= Ending HL= 3E83 3E73

3E80 3E70

Parallel Poll Disable Test Cases

3E70: GPIB output:

3E70 20 30 3E 3F 3F ATN 20 ATN **30 ATN** 3E ATN 05 ATN 70 ATN

3E73

3E70 3Frag = JH gnibra 3F ATN OBER ON BOTH 05 ATN 70 ATN

Ending HL=

MTA 0 3E70 2000 8190

Parallel Poll Unconfigure Test Case

GPIB output: 15 ATN

Parallel Poll Test Cases

Set DIO# 1 2 3 4 5 6 7 8 None Ending A 1 2 4 8 10 20 40 80 0

Ending A =

SRQ Test

Set SRQ momentarily 02

Reset SRQ 00

3-148

Trigger Test	MTATE		
HL=	3E70		
DE=	3E80		
BC=	4430		
3E70:		3F	
GPIB output:	3F ATN		
	20 ATN		
	30 ATN		
	3E ATN		
	08 ATN		
Ending HL=	3E73		
DE=	3E80		
BC=	4430		
	40		
Device Clear 1	Test		
	HL=		3E70
	DE=		3E80
	BC=		4430
	3E70:		20 30 3E 3F
	GPIB output:		3F ATN
			20 ATN
			30 ATN
			3E ATN
			14 ATN
	Ending HL=		3E73
	DE=		3E80
	RC=		4430
	SEATN		
VEED Took			
XFER Test			
	B=		44
	HL=		3E70:
	3E70:		40 20 30 3E 3F
	GPIB output:		40 ATN (190 8190
			3F ATN
	NTATS		20 ATN
			30 ATN
	CDID input		3E ATN
	GPIB input:		0
			1
			2
			3

Ending A = B=

HL =

44

0 44

3E74

Application Example GPIB Output/Input

41 ATN GPIB output: 3F ATN **32 ATN** 46 55 31 46 52 33 4D 32 56 4F 50 46 34 GPIB input: GPIB output: GPIB input: GPIB output:



							(3PII	B ir	pu	t:		7/3			20 2B 20	
													Dut.			20 20 33	
																37 30 MIGOQ 30 A283	
					(a)er		110									30 30	
			996													2E	
	1 7	2 23	m o	AT	NRV DRD AFA								0 1 5			30 45 2B	
H		0	1				S								emaN eggs	30 0D	
				Ŧ		×		X								addressed common And droup	
					XXX		GF	PIB	out	tpu	t:X					XX ATN modified to	
												8					
					XXX												
				1												data valid	VAC
		X															
							20										
										7 7							
														M		do to locat	
				X.									OU	U			
						X											
X																local lock out	
							20										
									8								
																other secondary address	
			SAT										GP4				
				+													
				4													299
				4							4						
							2										
												X					1999
						X											





APPENDIX C

	30 30 3E							C	odi	ing	Th	at /	ine(s) Assert the Me	s t	he	е		
				C														
			Т	1	D							D	NN		_	-		-
			У	a	1							0	DRD	A	E	S	-	R
Mnemonic	OC Mes	ssage Name	p	S	0	7	6	5	4	3	2	1	VDC	N	1	Q	C	N
ACG	addressed command group		М	AC	Y	0	0	0	X	X	X	X	XXX	1	X	X	X	X
ATN	attention		U	UC	X	X	X	X	X	X	X	X	XXX	1	X	X	X	X
DAB	data byte	(Notes 1, 9)	M	DD	D	D	D	D	D	D	D	D	XXX	0	X	X		
DAB	data byte	(Notes 1, 9)	IVI	טט	8	7	6	5	4	3	2	1	^^^	0	^	^	^	^
DAC	data accepted		IJ	HS	X	X	X	X			X		XXO	X	X	X	X	X
DAV	data valid		U	HS	X	X	X	X	X	X	X	X	1XX	X	X	X	X	X
DCL	device clear		M	UC	Ŷ	0	0	1	0	1	0	0	XXX	1	X	X	X	X
END	end		U	ST	X	X	X	X	X	X	X	X	XXX	0	1	X	X	X
EOS	end of string	(Notes 2, 9)	M	DD	E	E	E	E	E	E	E	E	XXX		X		X	
200	ond or string	(140105 2, 0)	101		8	7	6	5	4	3	2	1	~~~	·	^	^	^	^
GET	group execute trigger		М	AC	Y	0	0	0	1	0	0	0	XXX	1	X	X	X	X
GTL	go to local		M	AC	Y	0	0	0	0	0	0	1	XXX	1	X	X	X	X
IDY	identify		U	UC	X	X	X	X	X	X	X	X	XXX	X	1	X	X	X
IFC	interface clear		U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	1	X
LAG	listen address group		М	AD	Y	0	1	X	X	X	X	X	XXX	1	X	X	X	X
LLO	local lock out		М	UC	Y	0	0	1	0	0	0	1	XXX	1	X	X	X	X
MLA	my listen address	(Note 3)	M	AD	Y	0	1	L	L	L	L	L	XXX	1	X	X	X	X
								5	4	3	2	1						
MTA	my talk address	(Note 4)	M	AD	Y	1	0	T	Т	T	T	Т	XXX	1	X	X	X	X
								5	4	3	2	1						
MSA	my secondary address	(Note 5)	М	SE	Y	1	1	S	S	S	S	S	XXX	1	X	X	X	X
								5	4	3	2	1						
NUL	null byte		M	DD	0	0	0	0	0	0	0	0	XXX	X	X	X	X	X
OSA	other secondary address		M	SE	(0	SA	=	SC	G	∧ Ī	MS/	Ā)						
OTA	other talk address		M	AD	(C	TA	=	TA	G	1 N	ATA	(F						
PCG	primary command group		M	-	(P	CG	=	AC	G	VI	JC	G V	LAG	V .	TAC	G)		
PPC	parallel poll configure		M	AC	Y	0	0	0	0	1	0	1	XXX	1	X	X	X	X
PPE	parallel poll enable	(Note 6)	M	SE	Y	1	1	0	S	P	P	P	XXX	1	X	X	X	X
										3	2	1						
PPD	parallel poll disable	(Note 7)	M	SE	Y	1	1	1	D	D	D	D	XXX	1	X	X	X	X
									4	3	2	1						
PPR1	parallel poll response 1	(Note 10)	U	ST	X	X	X	X	X	X	X	1	XXX	1	1	X	X	X
PPR2	parallel poll response 2	()	U	ST	X	X	X	X	X	X	1	X	XXX	1	1	X	X	X



								C	odi	ing	Th	at	ine(s) Assert	ts t	he	е		
			Typ	Cla	0-0							DIO	NN DRD AFA	A	E	SR	LF	RE
Mnemonic	Mes	sage Name	e	S	8	7	6	5	4	3	2	1	VDC	N	1	Q	C	N
PPR3	parallel poll response 3	THE REAL PROPERTY.	U	ST	X	X	X	X	X	1	X	X	XXX	1	1	X	X	·X
PPR4	parallel poll response 4	(Note 10)	U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X	X
PPR5	parallel poll response 5		U	ST	X	X	X	1	X	X	X	X	XXX	1	1	X	X	X
PPR6	parallel poll response 6		U	ST	X	X	1	X	X	X	X	X	XXX	1	1	X	X	X
PPR7	parallel poll response 7	(Note 10)	U	ST	X	1	X	X	X	X	X	X	XXX	1	1	X	X	X
PPR8	parallel poll response 8		U	ST	1	X	X	X	X	X	X	X	XXX	1	1	X	X	X
PPU	parallel poll unconfigure		М	UC	Y	0	0	1	0	1	0	1	XXX	1	X	X	X	X
REN	remote enable		U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	X	1
RFD	ready for data		U	HS	X	X	X	X	X	X	X	X	XOX	X	X	X	X	X
RQS	request service	(Note 9)	U	ST	X	1	X	X	X	X	X	X	XXX	0	X	X	X	X
SCG	secondary command group		M	SE	Y	1	1	X	X	X	X	X	XXX	1	X	X	X	X
SDC	selected device clear		M	AC	Y	0	0	0	0	1	0	0	XXX	1	X	X	X	X
SPD	serial poll disable		M	UC	Y	0	0	1	1	0	0	1	XXX	1	X	X	X	X
SPE	serial poll enable		M	UC	Y	0	0	1	1	0	0	0	XXX	1	X	X	X	X
SRQ	service request		U	ST	X	X	X	X	X	X	X	X	XXX	X	X	1	X	X
STB	status byte	(Notes 8, 9)	M	ST	S	X	S	S	S	S	S	S	XXX	0	X	X	X	X
					8		6	5	4	3	2	1						
TCT	take control		M	AC	Y	0	0	0	1	0	0	1	XXX	1	X	X	X	X
TAG	talk address group		M	AD	Y	1	0	X	X	X	X	X	XXX	1	X	X	X	X
UCG	universal command group		M	UC	Y	0	0	1	X	X	X	X	XXX	1	X	X	X	X
UNL	unlisten		М	AD	Y	0	1	1	1	1	1	1	XXX	1	X	X	X	X
UNT	untalk	(Note 11)	M	AD	Y	1	0	1	1	1	1	1	XXX	1	X	X	X	X

The 1/0 coding on ATN when sent concurrent with multilline messages has been added to this revision for interpretive convenience.

NOTES:

- 1. D1-D8 specify the device dependent data bits.
- 2. E1-E8 specify the device dependent code used to indicate the EOS message.
- 3. L1-L5 specify the device dependent bits of the device's listen address.
 4. T1-T5 specify the device dependent bits of the device's
- 4. T1-T5 specify the device dependent bits of the device's talk address.
- 5. S1-S5 specify the device dependent bits of the device's secondary address.
- 6. S specifies the sense of the PPR.

S	Response
0	0
1	1

P1-P3 specify the PPR message to be sent when a parallel poll is executed.

P3	P2	P1	PPR Message
0	0	0	PPR1
1	1	1	PPR8

- 7. D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes be sent.
- 8. S1-S6, S8 specify the device dependent status. (DIO7 is used for the RQS message.)
- 9. The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.
- 10. The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.



SEAGE CODING (Continued) | But Signal Line(s) and Coding That Asserts the Coding That Asserts the Coding That Asserts the True Value of the Message | The Value of the Message Hame | The Coding That Asserts the True Value of the Message | True Value

and the state of t

- Si Santanua

- atid stab insbredeb solveb on vinena eru.
- E1-E8 specify the device dependent code used to inchesta the FOS message.
- LI ... L5 specify the device dependent bits of the device's
 - sten address.
- T1-T5 specify the device dependent bits of the device's
- 5. St S5 specify the device dependent bits of the device's
 - secondary address
 - S Response

P1-P3 specify the PPR message to be sent when a parallel poil is executed.

	19	29	
1999			0

M AD Y O 1 1 1 1 1 XXX 1 XX X X X

econ

- D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes
- st-ss. Se specify the device dependent status. (DIOT
- a used for the HUS intested of the ATN line is always the C function, whereas the messages on the DIO and EOI.
- 10. The source of the mescages on the ATN and ECI lines is slivery the C function, whereas the source of the mescages on the EIO lines is a ways the PP function.
 - 00 to 0



89024 ARCHITECTURAL OVERVIEW 2400 BPS INTELLIGENT MODEM CHIP SET

- 300 to 2400 bps Full-Duplex Modem
- Operates with Public and Private
 Unconditioned Lines
- CCITT V.22 bis, V.22 A & B, V.21, Bell 212A, 103 Compatible
- DSP Implementation
- DTMF or Pulse Dialing with Automatic
 Adaptation to Network
- Call Progress Tone Detection for Most North American and European Networks
- Analog and Digital Loopback Diagnostics with Mark/Space Pattern Generation and Error Detection per V.54
- Programmable Output Level from 1 dBm to -16 dBm
- Automatic Dial and Redial Capability

- Two Chip Solution, no External Microcontroller Required
- Serial Command Set Compatible with Hayes Smartcom II Communication Software
- **Easily Customized Command Set**
- On-Chip 4 Wire to 2 Wire Hybrid Function with Disable Option
- On-Chip Serial Port and Handshake Signals for DTE Interface
- A Full Set of Control Signals for Telephone Line Control
- Telephone Line Audio Monitor Output
- **■** Billing Delay Timer
- Auxiliary Relay Control Output
- Automatic Modem Type Recognition
- Low Power CHMOS/HMOS Devices




Figure 1. System Block Diagram



GENERAL DESCRIPTION

The Intel 89024 chip set is a high performance and highly integrated modem, providing a complete system in two chips. The system implements CCITT V.22 bis 2400 bps, V.22 A & B/ Bell 212A 1200 bps, and V.21/Bell 103 300 bps full-duplex modem functions. In addition to supporting a strict implementation of CCITT and Bell standards, a complete set of Hayes Smartmodem 2400 commands is also provided for modem configuration and user interface.

In stand-alone modem applications, the 89024 chip set along with a Data Access Arrangement (DAA) and RS-232 driver/receivers, represent the circuitry required for implementing an auto-dial, auto-answer, 300 to 2400 bps, full duplex modem.

In applications where user proprietary modem control commands may be required, the user can replace the 89024 internal command module with custom proprietary software resident in the 89026 microcontroller's on-chip ROM or an external memory device.

The 89024 system consists of a 16 bit application specific processor (89026) and an analog front end device (89027). The 89026 processor executes all "Digital Signal Processing" algorithms for the modem signals, as well as providing all modem control functions typically performed by an external processor. The analog front end provides the telephone line 2 wire to 4 wire interface, D/A conversion, and most of the complex filtering functions required in QAM/PSK/FSK modems. Refer to Figure 1 for a simplified block diagram of the system.

The chip set provides a comprehensive set of telephony functions designed to facilitate a simple interface to the telephone network.

89026 OVERVIEW

The 89026 processor performs most of modulation, demodulation and user interface functions. This chip

al 68 pin version supports an external ROM for user designed software. With this option, the signal processing algorithms resident in the 89026, can be controlled by the customer designed external software for proprietary modem control and call progress management applications. A block diagram of 89026 is provided in Figure 2.

is available in a standard 48 pin package. An option-

This device contains a TTL compatible serial link to DTE/DCE equipment, along with a full complement of V.24/RS-232-C control signals. Alternatively, a UART or USART may be used to directly transfer data to/from a microcomputer bus. The device supports a complete set of Hayes compatible modem control commands. This compatibility facilitates communications between the 89024 and most PC software written for the Hayes Smartmodem 2400 product.

In the transmit direction, the 89026 synthesizes DTMF tones and the 300 bps FSK modem signal prior to transmitting them to the 89027 as digitized amplitude samples. During 1200 and 2400 bps operations, quadrature amplitude modulation (QAM) is used to send 2 or 4 bits of information at 600 baud to the 89027. Since the QAM coding technique is inherently a synchronous transmission mechanism, during a synchronous QAM transmission, the asynchronous data is synchronized by adding or deleting stop bits. Following the synchronization process, the 89026 transmits digitized phase and amplitude samples to the 89027 over a high speed serial link.

In the receive direction, the information is received by the 89026 from the 89027 as two signals which are 90 degrees phase shifted from each other. These analog signals are then digitized by the 89026's on-board A/D converter, and using DSP software algorithms the signals are gain adjusted, adaptively equalized for telephone line delay and amplitude distortion, and demodulated. Following the demodulation process by the 89026, the data is unscrambled, and if necessary, returned to asynchronous format.

NOTICE:

Hayes is a registered trademark of Hayes Microcomputer Products, Inc. Smartcom II is a registered trademark of Hayes Microcomputer Products, Inc. Smartmodem 2400 is a trademark of Hayes Microcomputer Products, Inc.






Figure 2. 89026 Block Diagram

FIGURE 2. 89026 Block Diagram

FIGURE 3. 89026 Block Diagram



89027 OVERVIEW

The 89027 is a 28 pin CHMOS analog front end device, which performs most of the complex filtering functions required in modem transmitters and receivers. A general block diagram of this chip is provided in Figure 3. Most of the analog signal processing functions in this chip are implemented with switched capacitor technology. The 89027 functions are controlled by the 89026, through a high speed serial data link.

During FSK transmit operation, the 89027 receives digitally synthesized mark and space sinusoid amplitude information from the 89026. The 89027 converts the signal to its analog equivalent, filters it, and transmits it to the telephone line. For QAM transmission, the signal constellation points are transferred to the 89027. This information is modulated into an analog signal, passed through spectral shaping fil-

ters, combined with the necessary guard tone, smoothed by a low pass filter, and transmitted to the line. Prior to transmitting either FSK or QAM signals to the telephone line, the 89027 adjusts the signal gain through a on-board programmable gain amplifier.

During the receive operation, the received QAM/PSK/FSK signals are passed through anti-alias filters, bandsplit filters, automatic gain control and carrier detect circuits, a Hibert transform filter, and the output sent to the 89026 processor as analog signals.

Other functions provided by the 89027 are: an onboard 2 wire to 4 wire circuit with disable capability, an audio monitor output with software configurable gain, and a programmable gain transmit signal.




Figure 3. 89027 Block Diagram



APPLICATIONS OVERVIEW

The block diagram of a stand-alone 300 to 2400 bps Hayes compatible modem is depicted in Figure 4. The DAA section shown in this diagram may be obtained as an "FCC Part 68" approved module, or implemented using the suggested diagram in Figure 5.

In the above example, the modem conforms to CCITT and Bell data call set-up protocols, for identifying and connecting to remote modems. Because these protocols are quite different from each other and do not provide recognition of the remote modem type (i.e. V.22 bis/V.22 or 212A), the Intel chip set provides the additional capability to identify and adapt to remote modems without user intervention.

This feature is beneficial during the migration phase of the technology from 1200 bps to 2400 bps. In North America, where the installed base of 1200 bps modems is mostly made-up of 212A type, this feature allows a "Data Base Service Provider" to easily upgrade its existing 212A modems to 2400 bps V.22 bis standard, using the Intel 89024 system, entirely transparent to the current 212A users. Similarly, a user with a 89024 based modem system can automatically call data bases with either 212A or V.22 bis modems, without concern over the difference. This feature's benefits are realized in smooth upgrading of data links, with minimum cost and reduced disruption in services.




Figure 4. Typical Modem Configuration




Figure 5. Typical Telephone Line Interface With Built-In Hybrid

PACKAGING

The standard 89026 is available in Intel's 48 pin plastic DIP, and the optional 68 pin device (for external memory applications) is available in PLCC pack-

aging. The 89027 is available in 28 pin plastic DIP and PLCC packages. The assignment of pins for both devices is given below, along with the pin names and a brief explanation of their function.

89026 PINOUT

Symbol	Function (89026)	Direction	Pin No.		
Symbol	- our chories (05025)	Direction	48 pin	68 pin	
CLKIN RST	12.96 MHz master clock from 89027 Chip reset (active low)	In the In	36 48	67 16	
Q STR ED	In-phase received signal Quadrature-phase received signal Symbol Timing from 89027 Energy Detect input	In I	43 42 3 41	11 10 24 9	
TSYNC SDATA SCLK	Transmitter sync pulse to 89027 Serial Data to 89027 Serial Clock to 89027	Out Out Out	10 1 2	35 17 18	
OH SH RI AR	Off-Hook control to DAA Switch-Hook from dataphone Ring Indicator from DAA Aux Relay control to DAA	Out In Out	26 28 27 25	33 44 42 38	

intel

89026 PINOUT (Continued)

Symbol	Function (89026)	Direction	Pi	n No.
Pin No.	Direction	nction (89027)	48 pin	68 pin
TCL1		sitive PoorI Sup	23	20
TCLO	NVRAM SK	Out Out	M 24	19
B/C	103/V.21 default option	Intuotio Isti	47	15
S/AS	NVRAM CE	Out 000	22	QN 21
D/S	Dumb/Smart mode select	que Inwo9 evilla	32	6
CONFIG	Custom Firmware Disable	In _{stalliss} O I	40	8
TM 88	Test Mode Indicator	Out lipsO l	13	39
TXD	Transmitted data from DTE	In	6	27
RXD	Received data to DTE	Out	8	29
RTS	Request to send from DTE	able on cint hybr	21	22
CTS	Clear to Send to DTE	Out Out	20	23
DSR	Data Set Ready to DTE	Out	19	30
DCD	Data Carrier Detect to DTE	Out	18	ATA 31
DTR	Data Terminal Ready from DTE		4	25
RCLK	Received clock to DTE	Out	9	34
TCLK	Transmit clock to DTE	Out	7	28
XTCLK	External timing clock from DTE	88 of In limit lode		26
SI	Speed Indicator to DTE	Out	17	32
SS	Speed select from DTE(4)	s be In de saand	31	5
REMLB	Remote Loopback Command from DTE	n essin erutarbs	30	7
LCLLB	Local Loopback Command from DTE	nsmitter altput	29	. 14
Vcc	Positive power supply (+5V)	+5V	38	sqa
V _{PD}	Ram back-up power	TOV	46	14
VREF	A/D converter reference	+5V	45	13
VSS1	Digital ground	GND	T 11	36
V _{SS2}	Digital ground	GND	37	68
AGND	Analog ground	AGND	44	12
V _{BBS}	Back-bias generator output	Out	12	37
EA	External Memory enable	In	39	2
AD0-AD15	External memory access address/data ⁽⁵⁾	1/0	_	60-45
ĀĀ	Auto answer, ring indicator	Out	_	60
JS	Jack select	Out	-	59
NMI	Non-maskable Interrupt (V _{SS}) ⁽¹⁾	In	_	3
X2	Crystal output (NC)(2)	Out	35	66
CLKOUT	Clock output (NC)(2)	Out	_	65
TEST	Factory test (V _{CC}) ⁽³⁾	, In		64
INST	External memory instruction fetch	Out	-	63
ALE	Address latch enable	Out	34	62
RD	External memory read	Out	33	61
READY	External memory ready (V _{CC}) ⁽³⁾	In	16	43
BHE	External memory bus high enable	Out	15	41
WR	External memory write	Out	14	40

- NOTES:

 1. Pins marked with (V_{SS}) must be connected to V_{SS}.

 2. Pins marked with (NC) are to be left unconnected.

 3. Pins marked with (V_{CC}) must be connected to V_{CC}.

 4. SS pin reserved for future use.

 5. With internal ROM enabled, AD0-AD1 are used as AA and JS.



(baucknoth TIROMIS access

89027 PINOUT

Symbol	nia el	Function (89027)	Direction	Pin No.
V _{CC} V _{BB} V _{SS} AGND AV _{CC}	25 24 47 47 22 38	Positive Power Supply (Digital) Negative Power Supply Digital Ground Analog Ground Positive Power Supply (Analog)	AGND	28 15 24 21 7
X1 X2 CLKOUT	03- 01-	14. 1 a	In Out Out	23 25 26
RST HYB AZ1 AZ2	8 21 20 16	Enable on-chip hybrid Auto-zero capacitor input	In Section of the sec	20 10 16 17
SDATA SCLK TSYNC	31 4 8	Serial clock from 89026	Data Cantion Del Data Tenninal F Receivant clock	2 1 3
STR ED I Q	8 18 08	Symbol timing to 89026 Receiver energy detect to 89026 In phase received signal to 89026 Quadrature-phase received signal to 89026	Out Out Out Out	27 18 13 14
AO1 AO2 AMP	29	Transmitter output Receiver input Output to monitor speaker	Out In Out	6 12 11
TX0 TX1 TX2 TX3	11 11 37 44	Transmitter level control Transmitter level control Transmitter level control Transmitter level control	Digital inhand Digital inhand Digital inhand Analog inhand	9 8 8 8 5 8 6 4 10 A

Unused pins:19, 22 must be left unconnected.

Pins reached with (Vcc) must be connected to Vcc
 S pin reserved for future use.
 With internal ROM enabled, ADC-AD1 are used as AA and JS.




Figure 6a. 89027 Packages




Figure 6b. 89026 Packages

OVERVIEW

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

ORDERING INFORMATION

Intel literature number: 296235-001



89024 2400 BPS INTELLIGENT MODEM CHIP SET

- For Public Switched Telephone
 Network and Unconditioned Leased
 Lines Applications
- V.22 bis, V.22 A/B, V.21, Bell 212A, and Bell 103 Compatible
- Serial Command Set Compatible with Hayes Smartmodem 2400
- Automatically Adapts to Remote Modem Type with Recognition of Data Rates
- DTMF and Pulse Dialing, with Automatic Selection of Dial Signaling
- On-Chip Hybrid and Billing Delay Timer
- On-Chip Serial Port and Handshake Signals for RS-232/V.24 Interface
- Telephone Line Audio Monitor Output
- Analog/Digital Loopback Diagnostics with Mark/Space Pattern Generation and Error Detection
- Simple Serial Interface to External EEPROM

- Easily Customized Command Set and Features
- Two Chip Intelligent Modem Solution with Minimal External Components
- No External µC Required
- Programmable Output Levels from -1 to -16 dBm
- Dial and Re-dial Capability
- Full Set of Control Signals for DAA Interface
- Local, External, or Slave Timing Options in Synchronous Mode
- Asynchronous Character Lengths of 8, 9, 10, 11 Bits
- Adaptive Equalization
- Capable of Detecting Dial, Busy, Ringback and Modem Answer Tones of Most North American and European Networks
- Auxiliary Relay Control Output




Figure 1. 89024 System Block Diagram



GENERAL DESCRIPTION

The Intel 89024 chip set is a highly integrated, high performance, intelligent modem, providing a complete system in two chips. The system conforms to the following CCITT and Bell standards:

- CCITT V.22 bis 2400 bps sync and async 1200 bps sync and async (fall-back)
- CCITT V.22 A & B
 1200 bps sync and async
 600 bps sync and async (fall-back)
- CCITT V.21
 0 to 300 bps anisochronous
- BELL 212A
 1200 bps sync and async
 300 bps fall-back mode
- BELL 103
 0 to 300 bps anisochronous

The 89024 system consists of a 16 bit application specific processor (89026) and an analog front end device (89027). The 89026 processor performs all "Digital Signal Processing" algorithm execution for processing the modem signals, as well as providing all modem control functions typically performed by an external processor. The analog front end provides for 2 wire and 4 wire telephone line interface, D/A conversion, and most of the complex filtering functions required in QAM/PSK/FSK modems. Refer to Figure 1 for a simplified block diagram of the system.

In stand-alone modem applications, the 89024 chip set along with a Data Access Arrangement (DAA), a

serial EEPROM, and RS-232 driver/receivers, represent the circuitry required for implementing an autodial, auto-answer, 300 to 2400 bps, full duplex Hayes compatible intelligent modem.

A complete set of Hayes Smartmodem 2400 commands is provided for modem configuration and user interface. Virtually all PC software written for the Hayes Smartmodem 2400 can also be used with this chip set. Alternatively, in applications where user proprietary modem control commands and features are desired, the user can replace the 89024 internal command module with custom proprietary software resident in the 89026 microcontroller's on-chip ROM or an external memory device.

The 89024 has a set of default features. Upon power up, the modem configuration will be in accordance with these default options, unless a different configuration has been saved in the external EEPROM with the &W command.

The 89024 modem has built in auto-dialing and autoanswering capabilities. It can automatically adapt to the proper line signaling mode (Tone or Pulse), and to to the type (CCITT or Bell) and speed of the calling or answering modem. It can also detect and identify call set-up signals of telephone networks, allowing unattended data call operation.

A full set of CCITT V.54 diagnostic loop-test features is supported. The chip set also provides a line signal for audio monitoring of call progress, a comprehensive set of DAA control lines for a simple interface to the telephone network, and a full complement of TTL level RS-232/ V.24 handshake signals.

NOTICE

Hayes is a registered trademark of Hayes Microcomputer Products, Inc.
Smartmodem 2400 is a trademark of Hayes Microcomputer Products, Inc.
Smartcom II is a registered trademark of Hayes Microcomputer Products, Inc.



PACKAGING WITH SESSER BITS MORE THE BETTER

Both devices are available in standard DIP packages as well as PLCC packages for surface mount applications.




Figure 2. Device Packages



CALL ESTABLISHMENT, TERMINATION AND RETRAIN

The 89024 modem system incorporates all protocols and functions required for automatic (or manual) establishment, progress and termination of a data call.

The modem chip-set has a built in auto-dialer, both DTMF and Pulse type, and is capable of automatically adapting to the telephone dial type. The dialing sequence on the telephone link conforms to the CCITT V.25 recommendations. An exception to the V.25 is that the interrupted calling tone will not be transmitted by the calling modem, as is suggested in V.22 bis.

The modem can detect the dial, busy and ringback signals at remote end, and will provide call progress messages to the user. The modem is capable of redialing the last number dialed, by one command.

The modem when configured for auto-answer, will answer an incoming call, remain silent for the two second billing delay interval, before transmitting the answer tones. Afterwards modem to modem identification and handshaking will proceed at a speed and operating mode acceptable to both ends of the link.

The data call can also be setup by manual dialing with the modems set to data mode, or by voice to data transfer by means of mechanical switch (exclusion key), using the \overline{SH} pin. Once set to data mode, the modem handshaking will proceed before the modems will be ready to accept and exchange data.

During data transmission, if one of the modems finds that the received data is likely to have a high bit error rate (indicated by a large mean square error in the adaptive equalizer), it initiates a retrain sequence. This automatic retrain feature is only available at 2400 bps, and conforms to CCITT V.22 bis recommendations.

Disconnection of the data call can be initiated by the DTE at the local end, or by the remote DTE, (if the modem is configured to accept it). Whether DTR will initiate a disconnect, depends on the last &D command. Receiving a long space from a remote mo-

dem will initiate a disconnect only after a Y1 command. The optional disconnect requests originated by the remote modem, are of two types, (1) disconnect when receiving long-space, and (2) disconnect when received carrier is dropped. The modem chipset can also be configured to transmit 'long-space' just before disconnection, in each of the aforementioned cases.

Because the CCITT and Bell modem connection protocols are quite different from each other and do not provide recognition of remote modem type (i.e. V.22 bis to 212A), the Intel chip-set provides the additional capability of identifying the remote modem type. This feature is beneficial during the migration phase of the technology from the 1200 bps to 2400 bps. In North America, where the installed base of 1200 bps modems is mostly made-up of 212A type, this feature allows a "Data Base Service Provider" to easily upgrade the existing 212A modems to 2400 bps V.22 bis standard, transparently, to 212A users. Similarly, a user with a 89024 based modem system can automatically call data bases with either 212A or V.22 bis modems, without concern over the difference. This feature's benefits are realized in smooth upgrading of data links, with minimum cost and reduced disruption in services. Refer to Table 1 for a detailed description of remote modem compatibility.

SOFTWARE CONFIGURATION COMMANDS

This section lists the 89024 commands and registers that may be used while configuring the modem. Commands instruct the modem to perform an action, the value in the associated registers determine how the commands are performed, and the result codes returned by the modem tell the user about the execution of the commands.

The commands may be entered in a string, with or without spaces in between. Any spaces within or between commands will be ignored by the modern. During the entry of any command, the 'backspace' key (CNTRL H) can be used to correct any error. Upper case or lower case characters can be used in the commands. Commands described in the following paragraphs refer to asynchronous terminals using ASCII codes.

-mod IY a refla viso macrossic Table 1. Remote Modem Compatibility

Originating		Answer Modem						
89024 Modem	bng-space, a	Bell 300	Bell 1200	CCITT 300	CCITT 600	CCITT 1200	CCITT 2400	
Bell	300	300	300	a to_noiter	is and_termin	300*	300*	
	1200	1200*	1200	_	_	1200	1200	
CCITT	300	.0001	10 001100	300		_	_	
	600	TTIO O edi-	Beugga	Herrota &	600	s zen ree-gint	medom en	
	1200	1200*	1200	The delign	sout tell and	1200	1200	
	2400	1200*	1200	ent of ann	ne linit confo	1200	2400	

Answering	Answering		Originating Modem beignment and sales as a second as a second and sales as a second as a second and sales as a second as a second and sales as a second as a second as a second					
89024 Modem		Bell 300	Bell 1200	CCITT 300	CCITT 600	1200	CCITT 2400	
Bell	300	300	1200	id ringback	dial, busy ar	1200	1200	
	1200	300	1200	asemporq ils	will provide ca	1200	1200	
CCITT	300	eur sosilió	to easily of	300	mode <u>m</u> is cal	he usar. The	nessages to t	
	600	TIBUITEDE EN	s streumsia	mman <u>d.</u>	600	t number dial	faling the las	
	1200	300*	1200	-		1200	1200	
	2400	300*	1200	OW OUT TO	s-Olus 101 Det	1200	2400	

^{*} These connection data rates are obtained when connecting 89024 based modems end to end. The same results may not be obtained when a 89024 based modem is connected to other modems.

Command Set

AT	Attention code.
A	Go off-hook in answer mode
A/	Repeat previous command string
Bn	BELL/CCITT Protocol Compatibility at
registers	1200 bps moo \$3098 ern aren nottoes aid?
Ds	
os ne m	(0-9 ABCD * # PRTSW,; @)
En	Echo command (En)
Hn	Switch-Hook Control
BITT TOOLS	If &J1 option is selected, H1 will also
	switch the auxiliary relay
dn diw p	Request Product Code and Checksum
Ln	Speaker Volume
Mnom	Monitor On/Off
Osiasio	On-Line sammoo yas to vidae adt pairut
Qn	Result Codes and riso (M JRTMO) year
Sn=x	Write S Register
Sn	Read S Register
Vn	Enable Short-Form Result Codes
Xn	Enable Extended Result Code
Yn	Enable Long Space Disconnect
Z	Fetch Configuration Profile
+++	The Default Escape Code

& Command Set (Continued)

	a command set (continued)
&C	DCD Options
&D	DTR Options
&F	DTR Options Fetch Factory Configuration Profile
&G	Guard Tone and mid Ha and grisu (yes) note
8.1	Telephone Jack Selection
&L	Leased/Dial-up Line Selection
&M	Async/Sync Mode Selection
&P	Make/Break Pulse Ratio
&R	RTS/CTS Options
&S	DSR Options and equal a vd betaclorily ens
&T	Test Commands
&W	Write Configuration to Non Volatile Memory
&X	Sync Clock Source
&Z	Store Telephone Number



CONFIGURATION REGISTERS

The modem stores all the configuration information in a set of registers. Some registers are dedicated to special command and function, and others are bit-mapped, with different commands sharing the register space to store the command status.

S*	Ring to Answer
S1	Ring Count. (Read Only)
S2	Escape Code Character
S3	Carriage Return Character
S4	Line Feed Character
S5	Back Space Character
S6	Wait for Dial Tone
S7	Wait for Data Carrier
S8	Pause Time for the Comma Dial Modifier
S9	Carrier Detect Response Time
S10	Lost Carrier to Hang Up Delay
S11	Not Used
S12	Escape Code Guard Time
S13	Not Used
S14 *	Bit Mapped Option Register
S15	Not Used
S16	Modem Test Options
S17	Not Used
S18 *	Test Timer
S19	Not Used
S20	Not Used
S21 *	Bit Mapped Options Register
S22 *	Bit Mapped Options Register
S23 *	Bit Mapped Options Register
S24	Not Used
S25 *	Delay to DTR (Sync Only)
S26 *	RTS to CTS Delay (Half Dup.)
S27 *	Bit Mapped Options Register

NOTE:

Dial Modifiers

10.	
P	Pulse Dial
R	Originate call in Answer Mode
T	Tone Dial
S	Dial a stored number
W	Wait for dial tone
,	Delay a dial sequence
;	Return to command state
間有	Initiate a flash
@	Wait for quit
W.	If neither P or T is specified in the command string, the modem automatically selects the

Example:

Terminal: AT &Z T 1 (602) 555-1212

proper dial mode.

Modem: OK

Result: Modem stores T16025551212 in the ex-

ternal EEPROM.

The number can be dialed from asynchronous mode by issuing the following command:

Terminal: AT DS

Modem: T16025551212

or by turning on DTR when in Synchronous Mode 2. Up to 33 symbols (dial digits and dial modifiers) may be stored. Spaces and other delimiters are ignored and do not need to be included in the count. If more than 33 symbols are supplied, the dial string will be truncated to 33.

APPLICATIONS OVERVIEW

The block diagram of a stand-alone 300 to 2400 bps Hayes compatible modem is depicted in Figure 3. The DAA section shown in this diagram may be obtained with FCC registration, or implemented using the suggested diagram in Figure 4.

^{*} These S registers can be stored in the EEPROM.






Figure 3. Typical Modem Configuration





Figure 4. Typical Telephone Line Interface with Built In Hybrid



SYSTEM COMPATIBILITY SPECIFICATIONS

Parameter	Specification	Specification	Parameter				
Synchronous	1200 bps ±0.01% 600 bps ±0.01	2400 bps ±0.01% V.22 bis 1200 bps ±0.01% V.22 and 212A 600 bps ±0.01 V.22					
Asynchronous and CDAS In Fi		2400, 1200, 600 bps, character asynchronous. 0 - 300 bps anisochronous.					
Asynchronous Speed Range	+2.3% -2.5%, character asynchi		of CCITT standards in				
Asynchronous Format	8,9,10,11 bits, inc	luding start, stop, parit	y.				
Synchronous Timing Source	Internal, derived f External, provided	rom the local oscillator by DTE through XTCL in the received clock.					
Telephone Line Interface	leased lines.	d billing delay timers.	thed network or 4 wire				
Modulation	V.22 bis, 16 point	QAM at 600 baud.	TMFLevel				
HYB ensoled into 600Ω	V.22 and 212A, 4	point QAM at 600 baud ary phase coherent FSI	one 2nd Hamionic Disto				
Output Spectral Shaping	Square root of 75°	% raised cosine, QAM/	PSK.				
Transmit Carrier Frequencies V.22 bis, V.22, 212A	Originate	1200 Hz ± .01%					
V.21 at 300 bps 0009 XII	Answer Originate 'space' Originate 'mark'	2400 Hz ± .01% 1180 Hz ± .01% 980 Hz ± .01%					
	Answer 'space' Answer 'mark'	1850 Hz ± .01% 1650 Hz ± .01%					
Bell 103 mode dgiH of bencare references channel transmit.	Originate 'space' Originate 'mark' Answer 'space' Answer 'mark'	1070 Hz ± .01% 1270 Hz ± .01% 2020 Hz ± .01% 2225 Hz ± .01%					
Receive Carrier Frequencies	25	9-	Amplitude				
V.22 bis, V.22, 212A V.21 WO TO DESCRIPTION OF THE PROPERTY O	Originate Answer Originate 'space' Originate 'mark'	2400 Hz ± 7 Hz 1200 Hz ± 7 Hz 1850 Hz ± 12 Hz 1650 Hz ± 12 Hz					
Bell 103 fold 8b 8	Answer 'space' Answer 'mark' Originate 'space' Originate 'mark'	1180 Hz ± 12 Hz 980 Hz ± 12 Hz 2020 Hz ± 12 Hz 2225 Hz ± 12 Hz	armonic Distortion				
1000 of ol	Answer 'space' Answer 'mark'	1070 Hz ± 12 Hz 1270 Hz ± 12 Hz	assband Frequency one Detection OFF to				
Receiver Sensitivity		old -44 dBm at AO2 pold -46 dBm at AO2 p					
Line Equalization	CONTRACT OF THE PARTY OF THE PA	equalization, transmit.					
Diagnostics Available	Local analog loopl Local digital loopb Remote digital loo Local interface loc	ack. pback.	ingback Tone Detect wration edence usy Tone Detect				
Self Test Pattern Generator	Alternate 'ones' a with most loopbac	nd 'zeros' and error de	tector, to be used along				



TRANSMISSION PERFORMANCE SPECIFICATIONS AND ASSESSMENT OF THE PROPERTY OF THE

Parameter	specification	Specification	Parameter
	tioned 3002 line, across the se bandwidth is 3 KHz flat.		Synchronous . *
Random Noise		00 or better at 12 dB SNR at 0 bps and 16 dB SNR at 240	
Frequency Offsets(1)	± 7 Hz.	ina eda 006 - 0	
Phase Jitter(1)	2400 bps - 15° peak to pe 600, 1200 bps - 45° peak	ak, at up to 300 Hz.	Asynchronous opeed mi

NOTE:

OTHER PERFORMANCE SPECIFICATIONS

Parameter	Min	Тур	Max	Units	Comments
DTMF Level	usd 008	1.0	og ar .eid	dBm	at AO1 noitsluboM
Tone 2nd Harmonic Distortion	OB Is MA	4 point C	35	dB	HYB enabled into 600Ω
DTMF Twist (Balance)	191100 8	3	BITTLE TUO.	dB	
Default Duration	lattiena e	70	0.1001 91	ms	gridging issuedge sugnice
Pulse Dialing Rate	10 5 xH	10	man	pps	V 22 bis V 22 212A
Pulse Dialing Make/Break	10. ± xH	39/61 33/67	ver nate 'spar	% %	US UK, Hong Kong 08 18 19 V
Pulse Interdigit Interval	10. 2 20	785	noria tou	ms	
Billing Delay Interval	10. ± ±H	naar	2.1	sec	
Guard Tone Frequency Amplitude	10, ± 5H 10, ± 5H 10, ± 5H	540 -3	nate 'spac nate 'mat ver 'spac	Hz dB	referenced to High channel transmit.
Frequency Amplitude	10. ± 2H	1800 -6	ver 'mark	Hz dB	Receive Carrier Frequencies*
High Channel Transmit Amplitude	HZ ± 7 ト HZ ± 7 ト HZ ± 12	2400 1200 1850	nate ver nate 'spac	dB	referenced to Low channel, Guard Tone enabled
Guard Tone 2nd Harmonic Distortion	Hz ± 12	089	-50	dB	
Tone Detection Passband Frequency	290	39' 2020 (2225	665	en Hz	3 dB Point COT HeB
Tone Detection OFF to ON Threshold	-33	1270	ver 'mark	dBm	Into 600Ω
Tone Detection ON to OFF Threshold	-44	A – błodes	OFF the	dBm	Into 600Ω
Dial Tone Detect Duration	3.0	29 and seed	tures system	sec	Line Equalization
Ringback Tone Detect Duration Cadence	0.75 1.5	opback.	n golana li n digital lo	sec	eldelievA editeorgeiQ Off/On Ratio
Busy Tone Detect Duration Cadence	0.2 0.67	loopback s' and 'zer	1.5	sec	Off/On Ratio

^{1.} There is no observable data errors for the received signals, for the above limits of line impairments. These impairments are applied one at a time in absence of noise.



89026 OVERVIEW

The 89026 processor performs most of modulation, demodulation and user interface functions. This chip is available in a standard 48 pin package. An optional 68 pin version supports an external ROM, for user designed software. With this option, the signal processing algorithms resident in the 89026 can be controlled by the customer designed external software for proprietary modem control and call progress management applications. A block diagram of 89026 is provided in Figure 5.

This device contains a TTL compatible serial link to DTE/DCE equipment, along with a full complement of V.24/RS-232-C control signals. Alternatively, a UART or USART may be used to directly transfer data to/from a microcomputer bus. The device supports a complete set of Hayes compatible modem control commands. This compatibility facilitates communications between the 89024 and most PC software written for the Hayes Smartmodem 2400 product.

In the transmit operation, the 89026 synthesizes DTMF tones and the 300 bps FSK modem signal prior to transmitting them to the 89027 as digitized amplitude samples. During 1200 and 2400 bps operation, quadrature amplitude modulation (QAM) is used to send 2 or 4 bits of information at 600 baud to 89027. Since the QAM coding technique is an inherently synchronous transmission mechanism, during asynchronous QAM transmission, the asynchronous data is synchronized by adding or deleting stop bits. Following the synchronization process, the 89026 transmits digitized phase and amplitude samples to 89027 over a high speed serial link.

In the receive operation, the information is received by 89026 from 89027 as two signals which are 90 degrees phase shifted from each other. These analog signals are then digitized by the 89026's onboard A/D converter, and using DSP software algorithms the signals are gain adjusted, adaptively equalized for telephone line delay and amplitude distortion, and demodulated. Following the demodulation process by the 89026, the data is unscrambled, and if necessary, returned to asynchronous format.




Figure 5. 89026 Block Diagram



89026 PINOUT and including the first and interest and int

Symbol	Function (89026)	Direction	Pin No.		
d 2400 ops op	and of the samples Dunny 1,200 and	(his chip	face functions.	48 pin	68 pin
CLKIN	12.96 MHz master clock from 8902	for user	Moln lemates n	36	67
RST planteat	Chip reset (active low)	-ong ten	is dni noligo a	48	16
ananoam no	In-phase received signal	ed has	asues en ni h	43	sing algo
Scion, the Scion	Quadrature-phase received signal	-Hos las	In .	42	10
STR	a for morning and the common department of	all prog-	In In A Pro	3	24
ED but forme !	Energy Detect input	(O musigi	In a	41	9
TSYNC	Transmitter sync pulse to 89027		Out	10	35
SDATA	Serial Data to 89027	al link to	Out	ontains a TTI	17
SCLK	Serial Clock to 89027	inemalo	Out	2	18
OH of lond	Off-Hook control to DAA	retensit	Out	ed V26 THA	8U 133
SH95008 and	Switch-Hook from dataphone	rice sup-	ter bus. Ting der	amoc280m s	mon 44 s
RI Salwas 9	Ring Indicator from DAA	mebom	ayes compaible	1 10 27 0 0	1000 42
ĀR	Aux Relay control to DAA	acilitates	Out	25	38
TCL1	NVRAM Data I/O	nost ro	01/O 3 acr	23	20
TCLO	NVRAM SK		Out	24	19
B/C	103/V.21 default option		In	47	15
S/Ā	NVRAM CE		Out	22	21
D/S	Dumb/Smart mode select		In	32	6
CONFIG	Custom Firmware Disable		In	40	8
TM	Test Mode Indicator	alagagagaga	Out	13	39
TXD	Transmitted data from DTE		In	6	27
RXD	Received data to DTE	-RATE/	Out	8	29
RTS	Request to send from DTE	TAME	In	21	22
CTS	Clear to Send to DTE	Name and a	Out	20	23
DSR	Data Set Ready to DTE		Out	19	30
DCD	Data Carrier Detect to DTE		Out	18	31
DTR	Data Terminal Ready from DTE		In	4	25
RCLK	Received clock to DTE		Out	9	34
TCLK	Transmit clock to DTE	erroy general	Out	37	28
XTCLK	External timing clock from DTE	LIA	PSK ASYNE DAY	5	26
SI	Speed Indicator to DTE	" [T] 83	Out Out	A 0.00 CO CO	32
SS	Speed select from DTE(4)	many longer	In	31	- 00.5
REMLB	Remote Loopback Command from	The second second	In Hard	30	7
LCLLB	Local Loopback Command from DT	E	In S	29	- 9840
Vcc	The state of the s	17	+5V	38	- 3/81
VPD	Ram back-up power		+5V	46	14
VREF	A/D converter reference	1	+5V	45	13
V _{SS1}	Digital ground	1 -	GND	11	36
V _{SS2}	Digital ground		GND	37	68
AGND	Analog ground		AGND	44	. 12
V _{BBS}	Back-bias generator output		Out	12	37
EA	External Memory enable		In .	39	2
AD0-AD15	External memory access address/d	ata(5)	1/0	AS TER	60-45
AA sors	Auto Answer, Ring Indicator		Out		60
JS	Jack Select		Out		59



89026 PINOUT (Continued)

Symbol	Function (89026)		Direction of	Pin No.		
Cymbol	Tulletion (03020)	non	ni bara is read in	48 pin 8	68 pin	
NMI	No-maskable Interrupt(VSS)(1)		In		3	
X2 segmen to	Crystal output(NC)(2)		Out	35	66	
CLKOUT	Clk output (NC)(2)		Out	al bustons was	65	
TEST	Factory test(V _{CC})(3)		In a wall or	low at Mail offer	64	
INST	External memory instruction fetch		Out	DAY OF THE T YOUR	63	
ALE	Address latch enable		Out	34	62	
RD	External memory read		Out	33	61	
READY	External memory ready(V _{CC})(3)	101	bealn mon ai mel	16	43	
BHE III ON	External memory bus high enable	-80	on Out	luoria 15 pia al	T en41besse	
WR	External memory write		Out	14	40 eone	

NOTES:

- 1. Pins marked with (VSS) must be connected to VSS.
- 2. Pins marked with (NC) are to be left unconnected.
- 3. Pins marked with (V_{CC}) must be connected to V_{CC}.
- 4. SS pin reserved for future use.
- 5. With internal ROM enabled, AD0-AD1 are used as AA and JS.

89026 PIN DESCRIPTION V d of beforence

XTCLK

Transmitter timing from DTE, when external clock option is selected.

TXD

The serial data from DTE to be transmitted on the line. A logic 'high' is mark. In synchronous mode, 89026 samples this data on the rising edges of TCLK.

TCLK

Clock output from 89026 as timing source for data exchange from DTE to modem. Serial data is read on the rising edges of the TCLK. This output is High in asynchronous mode.

Notice: Stresses above those listed under "ADXR

The serial data to DTE. 'Mark' is a logic High. In synchronous mode, the rising edge of RCLK occurs in the middle of RXD.

RCLK-itami tan si nalteallibeae skrit to enalibee lenalt

Synchronous clock output. Rising edge of $\overline{\text{RCLK}}$ occurs in the middle of each RXD bit. This pin remains High in asynchronous mode.

following tables are subject to change. RagV

This pin to be connected to AGND through a 0.01 μF capacitor.

TM

A Low indicates maintenance condition in the modem.

Used as a telephone voice to data switch or DCD

In async operation, DCD remains Low regardless of data carrier (default), or it can be programmed to indicate received carrier signal is within the required timing and amplitude limits. In sync operation Low indicates the received carrier signal is within the required timing and amplitude limits.

DSR

Low indicates modem is off-hook, and it is in data transmission mode, and the answer tone is being exchanged. CTS Low indicates modem is prepared to accept data.

RTS

In async mode RTS is ignored. Under command control, in sync mode RTS can be ignored, or the modem can respond with a Low on CTS.

SSOZE ABSOLUTE MAXIMUM

DTR

&D0 command will cause the modem to ignore $\overline{\text{DTR}}$. For &D1 the modem assumes the asynchronous command state on a Low to High transition of the $\overline{\text{DTR}}$ circuit. The &D2 command does the same as &D1 except the state of $\overline{\text{DTR}}$ will enable/disable auto answer. A Low to High transition of $\overline{\text{DTR}}$ after the &D3 command will cause the modem to assume the initialization state.

B/C

Low configures the modem to CCITT V.21. High will configure the modem to Bell 103, when at 300 bps speed. This pin only affects the modem in 300 bps operation.



TCL1, TCL0

These pins are used as the serial clock and data for interface to an EEPROM. Refer to Figure 3. TCL0 is used to output a clock and serial data is read in on TCL1.

AR

This Auxiliary relay control is for switching a relay for voice or data calls. High is voice, Low is data.

RI

A Low signal from DAA indicates line ringing. This input is ignored when the modem is configured for leased line. This signal should follow the ring cadence.

OH

Low controls off hook. High indicates on hook. When dialing, this control is used to pulse dial the line.

SH

Used as a telephone voice to data switch or vice versa. Any logic level transition will toggle the modem state. This input is ignored, if a software command attempts to switch the modem between voice and data.

AA

Used as an indicator for Auto Answer status and Ring indicator. Active low.

transmission mode, and the answer tone rollarian

A Low will set the modem in the local analog loop-back test mode. Logic Low levels applied simultaneously to REMLB and LCLLB pins, sets the modem to the local digital loopback.

modern can respond with a Low on CTS

89026 ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias10 to +80°
Storage Temperature40 to +125°
Voltage from Any Pin to Vss or AGND0.3V to +7.0
Average Output Current from Any Pin10 m
Power Dissipation

REMLB

A logic Low on this pin initiates a remote loopback condition.

SI

Selects one of the two data rates or ranges of rates in the DTE to correspond to the rate in modern. Low selects the higher rate (2400 CCITT/1200 BELL) or range of rates. High selects the Low rate or range of rates.

D/S

A Low on this pin will indicate the smart mode which will respond to all commands. A High will ignore all commands.

VRE

Voltage reference for the analog to digital converter should be connected to the 89027 AVcc.

VpD as besu ora fGA OGA beldens MOR terretor rifly.

The internal RAM power down supply voltage to be connected to 5 Volts during normal operation.

SIA

The function of this pin is re-defined as external NVRAM CE.

CONFIG

Low enables access to custom software modules.

samples this data on the naing edges 43

High accesses internal memory. Low accesses external memory.

Clock output from 88028 as liming source for d 2L

Low is used to pulse A and A1 leads to control a 1A2 Key System jack.

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

OPERATING CONDITIONS TO BE AT SHOVE AS A SHOP A SHOP AS A SHOP AS A SHOP AS

Symbol	Parameter qui 03 =	enia tu Min no so	Max	Units
TA	Ambient Temperature Under Bias	2.96 M 0	+70	С
Vcc	Digital Supply Voltage	4.75	5.25	V
VREF	Analog Supply Voltage	4.75 V _{CC} 3	5.25 V _{CC} +.3	lodaye
FREQ	CLKIN Frequency 12.96 Mhz	-0.01%	+0.01%	VOVAT
V _{PD}	Power-Down Supply Voltage	4.75 and of	5.25	VOLVI

NOTE:

V_{BBS} should be connected to AGND through a 0.01 μF capacitor. AGND, V_{ss} and the 89027 V_{ss}, AGND must be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Comments		
V _{IL}	Input Low Voltage	-0.3	+0.8	V	Except RST		
V _{IL1}	Input Low Voltage, RST	-0.3	+0.7	V	TOHOT INDITED		
V _{IH} an	Input High Voltage	2.0	V _{cc} +.5	V	Except RST, NMI, CLKIN		
V _{IH1}	Input High Voltage, RST Rising	2.4	V _{cc} +.5	V	TOLEH CLKOUT LOW TO		
V _{IH2}	Input High Voltage, RST Falling	2.1	V _{cc} +.5	V	ALE COM 10 CEN		
V _{IH3}	Input High Voltage, NMI, CLKIN	2.4	V _{cc} +.5	V	TURLU ALE PUSO WIGH		
VOL	Output Low Voltage		0.45	V	See Note 1.		
Vон	Output High Voltage	2.4	4 active	V	See Note 2.		
Icc	V _{cc} Supply Current	-	200	mA	All outputs disconnected		
IPD	V _{PD} Supply Current		1	mA	Normal operation and Power-Down		
IREF	V _{REF} Supply Current		15	mA	TOVVYX Output Data Set		
ILI BR	Input Leakage Current	4-2	±10	μΑ	V _{in} =0 to V _{cc} See Note 3		
I _{IH}	Input High Current to EA		100	μΑ	V _{IH} =2.4V		
I _I L 30	Input Low Current		-100	μΑ	V _{IL} =0.45V See Note 4		
I _{IL1}	Input Low Current to RST		-2	mA	V _{IL} = 0.45V		
I _{IL2}	Input Low Current S/ \overline{A} , \overline{SH} , \overline{RI} , READY		-50	μΑ	V _{IL} =0.45V		
Cs	Pin Capacitance (Any Pin to V _{ss})	ciliator.	10	pF	1 MHz etaneneg ganerate TUOXLO (S		

^{1.} IOL = 0.36 mA for pins TCL0, TCL1, B/C, RTS, CTS, DSR, DCD, SI, AR, and OH. Also if AD0 - AD15 are configured as I/

 $I_{OL} = 2.0$ mA for \overline{IM} , CLKOUT, ALE, \overline{BHE} , \overline{RD} , \overline{WR} , RXD, \overline{TCLK} , and AD0 - AD15 when used as external memory bus. 2. $I_{OH} = -20~\mu A$ for pins TCL0, TCL1, B/ \overline{C} , \overline{RTS} , \overline{CTS} , \overline{DSR} , \overline{DCD} , \overline{SI} , \overline{AR} , and \overline{OH} . $I_{OH} = -200~\mu A$ for \overline{IM} , CLKOUT, ALE, \overline{BHE} , \overline{RD} , \overline{WR} , RXD, \overline{TCLK} , and AD0 - AD15 when used as external memory bus.

AD0 - AD15 when used as I/O ports, have open-drain outputs.

^{3.} For pins DTR, XTCLK, TXD, D/S, SS, REMLB, LCLLB, CONFIG, AD0-AD15.

^{4.} TCLO, TCL1, B/C, RTS.

^{5.} Power must be applied to the device in the following sequence: Vss first, then Vcc.

AC CHARACTERISTICS (V_{CC}, V_{PD} = 4.75 to 5.25 Volts; T_A = 0°C to 70°C; CLKIN = 12.96 MHz)

Test Conditions: Load capacitance on output pins = 80 pF Frequency = 12.96 MHz

Timing Requirements

Symbol	E. tinoV	Parameter	Min	Max	Units
TAVDV	Address	s Valid to Input Data Valid	cy 12.96 Milz	5Tosc-90	ns
TRLDV	RD Acti	ve to Input Data Valid	spalleV yilgg	3Tosc-60	ns
TRXDX	Data Ho	old after RD Inactive (1)	0	Contract and a	ns
TRXDZ	RD Inac	ctive to Input Data Float (1)	ugh a 0.01 µF or	Tosc-20	ed blans

Timing Responses

Symbol	Parameter	Min	Max	Units
FXTAL	CLKIN Frequency	-0.01%	+0.01%	TOCH
Tosc	CLKIN Period	77	epanov wo.j.n.	ns
TCHCH	CLKOUT Period (1)	3Tosc (2)	3Tosc (2)	ns
TCHCL	CLKOUT High Time	Tosc-20	Tosc+20	ns
TCLLH	CLKOUT Low to ALE High	-5	20	ns
TLLCH	ALE Low to CLKOUT High	Tosc-20	Tosc+40	ns
TLHLL	ALE Pulse Width	Tosc-25	Tosc+15	ns
TAVLL	Address Setup to End of ALE	Tosc-50	anotloV wn I bid	ns
TLLRL	End of ALE to RD or WR active	Tosc-20	constint doild have	ns
TLLAX	Address Hold after End of ALE	Tosc-20	Supply Cigage	ns
TWLWH	WR Pulse Width	2Tosc-35	teamin Outroid	ns
TQVWX	Output Data Setup to End of WR	2Tosc-60	teropy O wings	ns
TWXQX	Output Data Hold after End of WR	Tosc-25	nomic analysis	ns
TWXLH	End of WR to next ALE	2Tosc-30	a Shah Current to	ns
TRLRH	RD Pulse Width	3Tosc-30	et ou Cursont	ns
TRHLH	End of RD to next ALE	Tosc-25	I not become a literal	ns

NOTES:

⁽¹⁾ This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.

⁽²⁾ CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3Tosc \pm 10 nsec if Tosc is constant and the rise and fall times on XTAL are less than 10 nsec.







Figure 6. Bus Signal Timings



89027 OVERVIEW

The 89027 is a 28 pin CMOS analog front end device, which performs most of the complex filtering functions required in modem transmitters and receivers. A general block diagram of this chip is provided in Figure 7. Most of the analog signal processing functions in this chip are implemented with CMOS switched capacitor technology. The 89027 functions are controlled by 89026, through a high speed serial data link.

During FSK transmit operation, the 89027 receives digitally synthesized mark and space sinusoid amplitude information from the 89026. The 89027 converts the signal to its analog equivalent, filters it, and transmits it to the telephone line. For QAM transmission, the signal constellation points are transferred to the 89027. This information is modulated into an analog signal, passed through spectral shaping fil-

ters, combined with the necessary guard tone, smoothed by a low pass filter, and transmitted to the line. Prior to transmitting either FSK or QAM signals to the telephone line, the 89027 adjusts the signal gain through an on-board programmable gain amplifier.

During the receive operation, the received FSK and QAM signals are passed through anti-alias filters, bandsplit filters, automatic gain control and carrier detect circuits, a Hilbert transform filter, and the output sent to the 89026 processor as analog signals.

Other functions provided by the 89027 are: an onboard two wire to four wire circuit with disable capability, an audio monitor output with software configurable gain, and a programmable gain transmit signal.

The 89027 is available in 28 pin plastic DIP and PLCC packages.




Figure 7. 89027 Block Diagram



89027 PINOUT

Symbol	Function (89027)	Direction	Pin No.
V _{CC} V _{BB} V _{SS} AGND AV _{CC}	Positive Power Supply (Digital) Negative Power Supply Digital Ground Analog Ground Positive Power Supply (Analog)	+5V -5V DGND AGND +5	28 15 24 21 7
X1 X20 = GMDA = CLKOUT	Xtal Oscillator Xtal Oscillator 12.96 MHz Clock output to 89026	In Out TASI	23 25 MO 26
RST HYB AZ1 AZ2	Chip reset (active low) Enable on-chip hybrid Auto-zero capacitor Auto-zero capacitor		20 10 16 17
SDATA SCLK TSYNC	Serial data from 89026 Serial clock from 89026 Transmitter sync from 89026	ln -	2 1 3 9
STR ED I	Symbol timing to 89026 Receiver energy detect to 89026 In phase received signal to 89026 Quadrature-phase received signal to 89026	Out Out Out Out	27 18 18 13
AO1 AO2 AMP	Transmitter output Receiver input Output to monitor speaker	l In	12 OVA 11 OV
TX0 TX1 TX2 TX3	Transmitter level control (LSB) Transmitter level control Transmitter level control Transmitter level control (MSB)	In TUOX.	Simula 5 mya 4

Unused pins: 19, 22 must be left unconnected.

89027 Pinout Description

TX0-3 ITT Ama.t-

These four pins control the transmitted signal level. The output level can be adjusted from -1 dBm to -16 dBm in 1 dB steps.

HYB

This pin enables the on-chip hybrid. A line impedance matching network must be connected between AO1 and AO2 when HYB is enabled. If HYB is disabled and an external 4W/2W hybrid is used, the hybrid receive path must be amplified by 6 dB.

A01

Transmitter output.

A02

Receiver input.

AMP

This output can be used to monitor the call progress tones and operation of the line.



POWER DISSIPATION Ambient Temp = 0° to 70° C, V_{CC} = AV_{CC} = 5 ± 5%, V_{SS} = AGND = 0.

Symbol	Parameter	Min	Тур	Max	Units
Iccl	V _{CC} Operating Current	bisc	15	Enal	mA
Ibbl	V _{BB} Operating Current		flored 15 mex	Auto	mA
Icco	V _{CC} Standby Current	No.	noaqe ₂ oraș	otuA	mA
Oboe	V _{BB} Standby Current	8990	2 2	Serie	mA
Pdo	Standby Power Dissipation	89088 ma	20	maiT	o mW
Pdi	Operating Power Dissipation	9356	150	mv3	mW

DC CHARACTERISTICS (Ta=0°C to 70°C, $V_{CC}=\pm5\%$, $V_{BB}=\pm5\%$, AGND = $V_{SS}=0V$), supply voltage must be at the same potential as the 89026 power supply. Typical Values are for Ta = 25°C and nominal power supply values. Power must be applied in the following sequence: V_{SS} , AGND, V_{BB} , V_{CC} , and AV_{CC}. V_{CC} , AV_{CC} and 89206 V_{REF} must be nominally at the same potential.

Digital Inputs: TX0, TX1, TX2, TX3, HYB, RST Digital Outputs: CLKOUT

Symbol **Parameter** Min Тур Max Units **Test Condition** +10 Hil--10μΑ $V_{BB} \leq Vin \leq V_{CC}$ Input Leakage Current Vil V Vss Input Low Voltage 0.8 Vih Input High Voltage 2.0 V VCC Vol **Output Low Voltage** 0.4 V $lol \ge -1.6mA, 1 TTL load$ V Voh Output High Voltage 2.4 Ich ≤ 50µa, 1 TTL load Vcc1 **CLKOUT Low Voltage** 0.4 V C1 = 60 pFVcoh **CLKOUT High Voltage** 2.4 V CI = 60 pF




AC CHARACTERISTICS (Ta = 25°C, V_{CC} = AV_{CC} = 5 V, V_{SS} = AGND = 0, V_{BB} = -5 V)

ANALOG INPUTS: A02

Parameter	Min	Тур	Max	Units	Test Condition
AO2 Input Voltage Range			-9	dBm	
AO2 Input Resistance		10		Mohms	-3.5V < Vin < +3.5V
AO2 Allowed DC offset	-30	1110	+30	mV	Relative to AGND

AUTO ZERO CAPACITANCE

Capacitance = 0.02 μ F Tolerance = \pm 10 % Voltage Rating = 10V Type = Non-Electrolytic, low leakage.



CRYSTAL REQUIREMENTS

Figure 8. Crystal Equivalent Circuit

	Recognitional control of the control				
Parameter	Min	Тур	Max	Unit	Comments
Frequency Temp. Drift (0°C-+70°C)	-0.002%		+0.002% 0.0015%	12.960 Mhz	Refer to Figure 8
Rx Cx	ost Setup	0.024	16 pH	ohms pF	
al also provides a full de00 po compages and S-registers 20 po Modem Chip Set.	- 17A-5% IIB	en 5.6 not	6.1 +5%	95 33 pF	2 Load Capacitors

Crystal Type: Parallel Resonant

ANALOG OUTPUTS: A01, AMP

Parameter	Min	Тур	Max	Units	Test Condition
Load Resistance A01 AMP	600 10		1000000000	ohms Kohms	he two chips.
Load Capacitance AMP			100	pF	
Audio Amp Output Level		+1 -8 -15 -56		dBm dBm dBm dBm	Controlled via the Hayes commands. No signal input

OUTPUT TRANSMIT LEVEL (1)		TX 3,2,1,0		Тур	Units	
		0000		STA IS	dBm	
Units Tast Condition	KENI.	0001	alst	-2	dBm	
	. 9-			e Range	AO2 Input Voltag	
Wohns -3.6V < Vin < +3.6V		10		• sons	AO2 leput Resista	
	1.00+	1110	08-	-15 -16	dBm dBm	

NOTE

1. For FSK, PSK, QAM xmit signal. HYB is enabled into a 600Ω network and measured at A02. Refer to Figure 9 for test setup.




Figure 9. Transmitter Test Setup

89024 REFERENCE MANUAL

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

Overview

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

ORDERING INFORMATION

Intel literature number: 296235-001



- 300 to 2400 bps Full Duplex Operation
- Both Bell and CCITT Standards Supported
- For Evaluation of 89024 Modem Chip Set and 82050 UART
- PC Card Form Factor 28 and no beased base
- Wire-Wrap Area for Custom Circuitry
- No Assembly Required
- **■** Communication Software
- Comprehensive Documentation

The MEKPC 89024 is a 2400 bps, Hayes AT command set compatible PC card modem. It is provided as a evaluation tool for Intel's 89024 Modem Chip Set and 82050 UART. It is not intended for use on phone lines, and it is not FCC approved.




Figure 1. MIKPC 89024 Block Diagram



FUNCTIONAL DESCRIPTION

The MEKPC is a full functional 2400 bps pc modern card based on the 89024 modern chip set. It can be used with any IBM PC or PC compatible machine. It uses one of two serial communication ports available in a PC, COM1 and COM2. COM port selection is made via a jumper option on the MEKPC. The 82050 UART provides the interface between the 89024 and the PC bus. The 82050 is 100% software compatible with the 16450/8250A UART's, allowing the modern to work with popular commercial communications software such as Cross Talk, Smartcom, SmarTerm, and PC term. A block diagram of the MEKPC is shown in Figure 1.

89024 MODEM CHIP SET

The 89024 is a highly integrated 2400 bps modem chip set providing a complete modem system in two chips, the 89027 and the 89026. The 89027 is an analog front end which implements the filters for modem receivers and transmitters. The 89026 is an application specific processor which performs modulation/demodulation and user interface functions. It also implements the industry standard "AT" command set.

82050 UART

The 82050 Asynchronous Communications Controller provides 100% software compatibility with the 16450/8250A in a 28 pin package. The smaller package size and its simpler system interface provides substantial board space savings. The 82050 is fabricated using CHMOS III technology for decreased power consumption and increased reliability.

COMMUNICATION SOFTWARE

For asynchronous PC communications, a software package developed by Intel called iTERM is provided. iTerm allows a PC to emulate an ASCII terminal. In addition, user friendly features such as a help screen and menu driven commands for setting terminal parameters and loading the function keys with AT command strings is provided.

DOCUMENTATION

Detailed information on the MEKPC89024, iTERM, 89024, and 82050 is provided. Following is a list of the enclosed documents:

- 1. MEKPC89024 User's Guide
- 2. 89024 Reference Manual
- 3. 89024 Data Sheet
- 4. 82050 Data Sheet
- 5. 89024 Firmware Evaluation Report

OVERVIEW

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

ORDERING INFORMATION

Order Number MEKPC89024

Intel literature number: 296235-001


89024 ENHANCED MODEM EVALUATION KIT

- Single Board Evaluation Kit for the 89024 2400 bps Modem
- Recommended for Bit Error Rate Testing
- Intended as an 89024 Software
 Customization and Development Tool
- Comprehensive User's Manual
- PC Communications Package Included
- Includes Power Supply & User Wire-Wrap Area

SO24 REFERENCE MANUAWIVAIVA

The 89024 MEK2 is a stand alone Sync/Async Intelligent Modem evaluation kit. This MULTI-BUS II form-factor circuit board is a fully assembled and functional modem that can be used for demonstrating the capabilities of the 89024 2400 bps Intelligent modem chip-set. It is also a versatile tool for evaluating the chip-set Bit Error Rate performance, as well as customizing the 89024 software.

The board is equipped with a power supply module, eliminating the need for a lab power supply, as well as a comprehensive user's manual and an Intel PC Communications Software package (iTERM).



NOTE:

This product does not comply with FCC part 68 and part 15 requirements. It is intended for laboratory evaluation only.

Figure 1. 89024 MEK2 Block Diagram



SOFTWARE DEVELOPMENT

The 89024 MEK2 provides EPROM sockets for evaluating user developed software and provides the necessary clocking provisions to interface to an SBE-96 In-Circuit Emulator board.

For evaluation of modem signal quality, a constellation (eye pattern) decoder circuit has been included on-board. All hardware/software configurable features of the 89024 chip-set are strap configurable on this board.

HARDWARE OVERVIEW

The board provides a convenient vehicle for conducting Bit Error Rate tests. It is a good example of simple double-sided PCB layout that meet stringent modem noise requirements. The DAA interface supports Voice/Data Communications, as well as, 1A2 Key System A lead control. A loud-speaker and amplifier provide audible indication of call progress to the user. A series of LED indicators display the status of essential modem functions.

SERIAL INTERFACE

A female DB-25 connector provides an RS-232/V.24 Sync/Async interface to the DTE. For

Async PC communications, iTERM Communications Disk may be used to drive the modern. This software package allows a PC to emulate an ASCII terminal. The program has several user-friendly menus which accommodate setting terminal parameters and loading the PC Function Keys with AT command strings.

ORDERING INFORMATION

,MEK2 Q122 100 9 9 0 bas 100 8 2 mot 100


89024 REFERENCE MANUAL

Overview

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

ORDERING INFORMATION



iATC Advanced Telecommunications Components for Analog and ISDN Applications

iATC Advanced Telecommunications Components for Analog and ISDN Applications

SLD INTERFACE SPECIFICATION

The Subscriber Line Datalink is a three wire interface for synchronous data transfer between master and slave devices. Four full duplex time-multiplexed 64 Kbps channels are supported on a serial pingpong link. Each channel transfers a byte of data every 125 µs.

The SLD interface was developed primarily for tele-communications applications, where 8 KHz synchronous data transfers are the norm. It provides a standardized physical interface for the transfer of circuit switched voice and data, signalling, and control channels to and from the individual subscriber circuits, physically (but not logically) isolating the interface to the per-line components from the system backplane, which is often a proprietary arrangement. This allows a large selection of different subscriber devices to be produced economically, with a standard interface, and connected to the backplane through a linecard controller, or interface controller.

INTERFACE DESCRIPTION

The three wires of the SLD interface consist of a data clock (SCL), a data direction signal (SDIR), and a ping-pong data lead (SLD). The data clock and direction signals can be common to all slave devices connected to the interface controller. A separate SLD line is connected to each slave device. The slave devices on this interface receive the clock signals from the controller, and only drive the data line when so indicated by the direction signal. The controller generates both the SDIR direction signal and the SCL data clock, which are derived from the system clock.

The SLD line itself supports a 512 Kpbs rate, as defined by the SCL clock. The data on this line is formatted as 32 bits of receive (towards slave) data and 32 bits of transmit (from slave) data. This pattern is repeated at an 8 KHz rate, with the direction of transmission being defined by the 8 KHz SDIR signal. When SDIR is high, data is transferred to the slave device, and when SDIR is low, data is transferred back to the master. Hence, the SDIR signal has a duty cycle of approximately 50%. The transmit and receive direction data is further divided into eight bytes, four transferred in each direction. The effective data rate over the SLD interface is 256 Kbps in each direction. Because all SLD lines handled by a controller share the same direction

signal, these separate links are all synchronous. The exact use of the data channels on the SLD is determined by the devices connected to it.

USE OF THE SLD BY THE IATC 29CX FAMILY OF COMPONENTS

The SLD interface provides the data link to the perline components of the 29CX family. The iATC 2952 linecard controller operates as an SLD master, and controls eight SLD interface lines. The 2952 can assign timeslots to the first two bytes of data in each direction and thus route this data to or from either of the two TDM backplane highways it supports. These bytes are typically used for subscriber voice and/or circuit switched data. The remaining two bytes in each direction can be used for commands, configuration data, signalling, status, or additional subscriber data, depending on the devices using the SLD. The 2952 routes data to/from the third and seventh bytes through its bidirectional FIFO, or via the uP port, and these channels are usually used for control. The fourth and eighth bytes are stored intermediately in holding registers by the 2952, and are typically used for signalling information.

Figure 1 shows the SLD configuration in the analog subscriber case, when the 2952 is connected to the 29C51. The first and fifth bytes (channel A) represent the primary voice channel, and route the PCM voice byte between the backplane and the 29C51 via the linecard controller. The second and sixth bytes (channel B) contain PCM data to support the secondary analog channels of the 29C51, and three party conferencing. The third byte is used as a control channel to program the features of the 29C51, while the seventh byte can be used to read back, or verify, this control information. The fourth and eighth bytes are used to transport signalling information to and from the 29C51. The SLD link provides an efficient means of routing all this information between the 29C51 combos and the linecard controller.

The SLD approach extends to support digital subscriber components as well. The first two bytes in each direction support voice/data information (B1-and B2-channels of the CCITT model). The remaining two bytes in each direction are used for control, status, and data (D-channel) as needed for the application. In a terminal application the SLD can be used to interface the digital transceiver to an SLD combo




Figure 1. SLD for the Analog Subscriber Case


to provide voice capability. It can also function as a general serial data port for access to data carried in the B1-, B2- or D-channels.

SLD TIMING I evaluated enalgood MOT over entr

The duty cycle of the 512 KHz SCL clock is typically 50%. However, because this signal is usually derived from the system clock, it may not be practical to generate a 50% duty cycle. For example, the 2952 generates a 33% duty cycle clock if the system clock is 1.536 MHz (24 timeslot systems). All

slave devices built to interface to the SLD should accept duty cycles of from 30% to 70%.

A special case exists for systems with a 1.544 MHz clock. It is not possible to derive a 512 KHz SCL clock from this system clock. For this case, SCL is allowed to have an instantaneous bit rate of 514.67 KHz, with a stretched clock cycle inserted to achieve a 512 Kbps average over the 125 µs frame. This stretched clock cycle may occur as the last clock of the frame, or as the first clock of the frame (see Figure 2).



reserved notamothically the public Figure 2. SLD Timing for 1.544 MHz/ Jeffs XFD/8 in a to be segen at met



GENERAL SLD TIMING SPECIFICATION

Following is a general SLD timing specification which can be used as a guideline in the design of SLD master or slave devices. It allows for data re-

ception by the master on rising or falling edges of SCL and for data reception by the slave on falling edges, and if adhered to, is compatible to all current-cification. Iy existing SLD standard Intel components.




Figure 3. General SLD Timing

Symbol	disgrade Parameter	Min	Тур	Max	Unit
T _{DSM}	Data Setup Time, Master(1)	150	at OUS In	neneg s s	enns
Трнм	Data Hold Time, Master(1)	0	s fl. secive	as pasu eq a system of	ns
T _{DSS}	Data Setup Time, Slave	200			ns
T _{DHS}	Data Hold Time, Slave	150			ns
T _{DOFF1}	SDIR to Slave Data High Z	and the same of	Principles Consumer	50	ns
T _{DON1}	SDIR to Master Data On	70			ns
T _{DOFF2}	Master Data High Z to SDIR	20	e protopologica e e e e e e e e e e e e e e e e e e e		ns
T _{DON2}	SDIR to Slave Data On	0	latin.		ns
T _{DIRR}	SCL to SDIR Rising Edge(2)	-150	nmaY	100	ns
T _{DIRFR}	SCL Rising Edge to SDIR Falling Edge ⁽²⁾	-150			ns
T _{DIRFF} SDIR Falling Edge to SCL Duty Cycle ⁽³⁾ SCL Frequency ⁽⁴⁾	SDIR Falling Edge to SCL Falling Edge ⁽²⁾	200	7	/ B	ns
	SCL Duty Cycle ⁽³⁾	30	50	70	%
	SCL Frequency(4)		512	514.7	KHz
an est in-	Rise and Fall Times, All Signals			50	ns
	SDIR Period		125	and the same	μs

NOTES:

^{1.} SLD master can receive on falling or rising edges.
2. It is the responsibility of the master to control SDIR properly to allow reception of data at SLD turn-around points. The TDIR times above do not guarantee data reception on both rising and falling edges.
3. Not all slave devices will accept this duty cycle range. Refer to the timing for the specific slave devices the master will

interface with.

^{4.} SCL may be 514.7 KHz (instantaneous) for 1.544 MHz system clocks. However, not all slave devices will accept this. Refer to the timing for the specific slave devices the master will interface with. SCL must have 64 pulses per SDIR cycle in any case.



FEATURE CONTROL COMBO


- External and User Programmable Transmit and Receive Gain
- Programmable External Hybrid Balance Network Select
- Programmable Analog, Digital, and Subscriber Loopback
- Programmable µ/A-Law Select
- Secondary Analog Input Channel
- Low Power Consumption
- **External Tone Injection to Receive Path**
- SLD A/B Channel Select (for 16 Channel Line Cards)


The Intel iATC 29C48 Feature Control Combo is a low cost, user-programmable, fully integrated PCM Codec with transmit/receive filters fabricated in a CMOS technology. This technology is built on CHMOS and will allow the 29C48 to realize the same excellent transmission performance as in the Intel 2913/2914 combo while achieving the low power consumption typical of CMOS circuits.

The 29C48 supports the analog subscriber with a variety of added per-line features to the normal BORSCHT functions associated with the analog line circuit. Some of these features include secondary analog input channel, programmable transmit and receive gain, custom hybrid balancing network selection, and programmable μ or A-law conversions. Additionally, the 29C48 can operate on either the A or B channel of the SLD interface, allowing two combos to be connected to one SLD link. In order to facilitate the SLIC interface in this configuration, the 29C48 generates chip select signals for the proper routing of signaling information.

A unique feature of the 29C48 is programmable tone injection. This feature and its SLD interface makes it particularly easy to use in conjunction with Intel's advanced tranceivers, such as the iATC 29C53, in subscriber equipment environments. The 29C53 handles transfer of voice and feature control information to the 29C48.

The 29C48 when configured with the 2952 Integrated Line Card Controller in digital switching environments allows the system transmit and receive backplane highways to operate at different frequencies from that of the subscriber interface data channels.








Figure 2. Block Diagram



-clupe redinadus MOSI lablov a 101 8 and Table 1. Pin Names

VFX	Analog Input	SCL	Subscriber Clock
ong rIVFR vallagai	Analog Output	T SLD ment on	Subscriber Data Link
GNDD	ol and Digital Ground	SDIR amelay	Subscriber Direction
GNDA	Analog Ground	TG1, TG2	Transmit Gain Adjust
VCC	Power (+5V)	LDI41/L	External Balance Network Selection Inputs
CM highways of a	Power (-5V)	EBN3/11	External Balance Network Selection Input Or Tone Injection
B/Ā	Channel Selection	EBN	External Balance Input
SCS	SLIC Chip Select	SAI	Secondary Analog Input

Table 2. Pin Description

Symbol	Function					
VCC	Most positive supply; input voltage is +5V ±5%.					
VBB	Most negative supply; input voltage is $-5V \pm 5\%$.					
GNDA	Analog ground return line. Not internally connected to GNDD.					
GNDD	Digital ground return line. Not internally connected to GNDA.					
VFX	Analog voice input to transmit channel. Input impedance is typically larger than 100 K Ω .					
TG1	Inverting input to transmit gain adjusting op-amp. Feedback point for external gain adjusting resistor network or frequency compensation network. Input impedance is typically larger than 10 M Ω .					
TG2	Output of the transmit gain adjusting op-amp. Will drive external gain adjusting resistor network as well as frequency compensation network with impedance at least larger than 10 K Ω .					
VFR	Receive voice output. Capable of directly driving transformer hybrids or impedance loads of 600 Ω .					
EBN	Input to the hybrid balancing circuit. Input impedance is typically larger than 10 M Ω .					
EBN1	Input connected to a grounded switch. The switch's on resistance is not greater than 600 Ω .					
EBN2	Input connected to a grounded switch. The switch's on resistance is not greater than 600 Ω .					
EBN3/T1	This pin is multiplexed according to the feature control registers. When programmed to be EBN3, it is an input connected to a grounded switch. The switch's on resistance is not greater than $600~\Omega$. If this pin is programmed to be TI, an analog signal applied on this pin will be added to the received voice signal before the receive power amplifier.					
SCL	Subscriber clock. This is an input which should be 512 KHz with a duty cycle ranging from 25% to 75%. Input will accept TTL levels.					
SDIR	Subscriber direction signal and frame sync. When high, SLD becomes an input and data is received by the 29C48. When low, the output buffer on the 29C48 SLD pin is enabled and data is transmitted by the 29C48. Input will accept TTL levels.					
SLD e-carev	Subscriber Line Datalink. A 512 Kbps bi-directional serial data port, which is clocked by SCL. SLD becomes a TTL compatible input when SDIR is high and an output capable of driving one TTL load when SDIR is low, during the appropriate SLD fields for the assigned channel.					
B/Ā	Pin strapped to assign the 29C48 to process either A or B channel information from the SLD bus. A low level (GNDD) on this pin selects channel A, a high level (VCC) channel B.					
SCS	This pin is a TTL compatible output capable of driving one TTL load: when low, it informs a SLIC device connected to the same SLD bus as the 29C48 that it can process the receive and transmit signalling data of the present SLD frame.					
SAI	Secondary analog input.					



FUNCTIONAL DESCRIPTION

The 29C48 is a combined channel filter and PCM codec for use in ISDN terminals or analog line interface circuit boards in digital switching systems.

The 29C48 incorporates features which make it particularly suited to subscriber applications. Tone injection allows easy implementation of DTMF feedback and side tone injection, and secondary analog signal input allows remote control and monitoring.

(See Figure 3 for a typical ISDN subscriber equipment application.)

This device resides between the circuitry which provides the "BORSHT" functions for a given line, and the shared line board controller. It provides the transmit and receive voice-path filtering and companded analog-to-digital and digital-to-analog conversions necessary to interface a full duplex (4-wire) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. (See Figures 4a and 4b for typical line card applications.)




Figure 3. Subscriber Equipment




Figure 4a. Analog Line Card with Discrete or Electronic Parallel Control SLICs






Figure 4b. Analog Line Card with SLD Compatible SLICs

TRANSMIT AND RECEIVE OPERATION

Transmit Filter

A low pass anti-aliasing section is included on chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. The 29C48 specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 12.

A high pass section configuration rejects low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Gain of up to 20 dB can be set without degrading the performance of the filter. The transmit filter also provides additional loss at 12 KHz and 16 KHz to support metering pulses.

Encoding

The output of the transmit filter or the secondary analog input is internally sampled by the encoder and held on an internal sample and hold capacitor. DC offset is corrected by an on-chip auto zero circuit. The signal is then encoded and presented as PCM data on the SLD lead. (First or second byte of the transmit half-frames depending upon the channel assignment of the device.)

Decoding

The PCM word received on the SLD lead (first or second byte of the receive half-frame, depending upon the channel assignment of the device) is sent to the decoder after a serial to parallel conversion. The decoded value is held on an internal sample and hold capacitor.

Receive Filter

The receive section of the filter provides a passband flatness and stopband rejection which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. It also provides additional loss at 12 KHz and 16 KHz. The receive filter transfer characteristics and specifications will be within the limits shown in Figure 13.

GENERAL OPERATION

External Gain Setting

Both transmit and receive gain levels are factory trimmed, but can be modified by external resistors during line card assembly. The value of transmit gain is adjusted by connecting resistors RT1 and RT2 (see Figure 5) at the two external gain setting control pins, TG1 and TG2. These two pins are the input and output of an on-board gain amplifier stage, and the resistors provide the necessary input and feedback for gain control. The value of external gain is given by:

$$A = 1 + RT1/RT2$$

For unity gain, pins TG1 and TG2 are tied together.



For the receive section, the external gain can be set by the external resistors, RR1 and RR2. There are two possible ways of implementing the gain control. The first is illustrated in Figure 6a, where the value of the receive gain is given by:

$$A = RR2/(RR1 + RR2)$$

The value of RR1 \pm RR2 should not be less than 600Ω to avoid degrading the output power stage's performance. The second way of implementing the receive gain is shown in Figure 6b, where pin EBN3/T1 is used. The value of the receive gain in this configuration is given by:

$$A = 1 + RR1/RR2$$

Hybrid Balancing Network

Three external balancing networks can be applied to the 29C48 by the user to accommodate varying subscriber loop characteristics (see Figure 7 for external connections). Feature control allows the grounding of any combination of these networks in order to best suit a particular application. Feature control also allows the user to select a gain of 0.0 or +6.0 dB in the balance signal path to suit the type of SLIC used.

FREQUENCY COMPENSATION

The user may, if desired, compensate for the frequency response characteristics of the SLIC by adjusting the frequency response of the transmission chain. This can be accomplished in the same way as the external gain setting is done in the transmit and receive directions. But, instead of using purely resistive impedances, resistor and capacitor networks have to be used to achieve complex impedances. The two compensation schemes are shown in Figures 8a and 8b. The gains in the transmit and receive directions are respectively:

for Figure 8a
$$A = 1 + ZX1/ZX2$$

for Figure 8b $A = 1 + ZR1/ZR2$

SECONDARY ANALOG INPUT

Although the main application of the 29C48 will be for voice transmission, it also offers a secondary un-

filtered input channel. Narrow band analog signals can be supplied through this channel for remote loop testing and various control uses.

The secondary analog input channel is accessed under software control through the SAI input. When the SAIE bit in the feature control register is set to a




Figure 5. Transmit Gain Setting




Figure 6a. Receive Gain Setting




Figure 6b. Receive Gain Setting




Figure 7. Balance Networks




Figure 8a. Transmit Frequency Compensation




Figure 8b. Receive Frequency Compensation

signal present at the SAI input. The 29C48 will switch back to transmission of the voice signal as soon as the SAIE bit is set back to a logical zero.

TONE INJECTION TO STATE OF THE PROPERTY OF THE

When specified by the feature control memory, an audio frequency signal applied to the EBN3/T1 pin will be added to the receive voice signal at the power amplifier. This feature allows easy implementation of DTMF feedback and side tone injection in digital telephone applications, as well as injection of call waiting or metering tones in line card applications. A typical application is shown in Figure 9. Here VFR is the combination of the receive voice signal (V0) and two tones (V1 and V2).

VFR = 2V0 - (V1 + V2)/2

CHANNEL ASSIGNMENT

Two 29C48s can be attached to the same SLD line to exchange information with the line card controller during each SLD frame.

The B/\overline{A} pin of the 29C48 is used to assign a voice channel of the SLD frame to the device. When the B/\overline{A} pin is tied low, the 29C48 operates as an Achannel combo, receiving and transmitting voice during the first and fifth bytes of the SLD frame. When this pin is tied high, the 29C48 operates as a B-channel combo, receiving and transmitting voice during the second and sixth bytes of the SLD frame.




Figure 9. External Tone Injection

the SLD mame are snared by the two 2904bs. A 29048 will accept or return feature control information only if it has been instructed to do so during the first byte of a feature control frame. This is accomplished by setting the logic level of the channel selection bit in feature control byte #1 to match the logic level of the B/Ā pin of the appropriate 2904s. The selected 2904s will keep exchanging feature control information until a new framing byte makes a new selection. The status of the channel select bit is sent back during the seventh byte of each SLD frame, making it possible to determine which channel is transmitting feature control information.

The 29C48 does not process data received in the signaling channel. However, it generates chip select signals during the appropriate time slots in order to facilitate the SLIC interface. (See section on SLIC Chip Select.) The 29C48 enters into a high impedance state during the signaling transmit channel, the eighth byte of the SLD frame.

SLIC Chip Select and shaded out out

In order to facilitate interfacing to an SLD compatible SLIC, especially when two SLICs share the same SLD line, the 29C48 includes a programmable chip select signal.

During the receive cycle of the SLD frame, the \overline{SCS} pin of the 29C48 whose channel selection pin (B/ \overline{A}) has the same logic state as the channel selection bit (see previous section on Channel Assignment) is pulled low during the receive signalling byte.

During the transmit cycle of the SLD frame, the SCS signal can operate in two modes. In the first mode, called 'byte mode,' the SCS pin of the selected 29C48 is pulled low during the transmit signaling byte, as described above for the receive direction.

A second mode, called the 'half-byte mode,' is provided to take full advantage of the last look change detection logic of the 2952 line card controller. In this mode, during the transmit cycle of the SLD frame, the SCS pin of the channel A combo is pulled low during the least significant four bits (last four bits) of the transmit signaling byte. During the same frame, the SCS pin of the channel B combo is pulled low during the most significant four bits (first four bits) of the transmit signaling byte. This allows signaling data from both A and B channel SLD compatible SLICs to be processed by the 2952 during the same frame.

To minimize power consumption, operation of the SCS signal during the receive half of the SLD frame

Operation of this signal in the transmit direction remains unaffected to allow continued monitoring of subscriber status by the 2952. The SCS signal remains active in the power down mode.

The eight possible sequences for SCS are shown in Figure 10.

Precision Voltage References

Voltage references are generated on-chip and are trimmed during the manufacturing process. Separate references are supplied for both the transmit and receive sections of the chip, each trimmed independently. These references determine the gain and dynamic range of the device and provide the user a significant margin for error in other board components.

SLD Interface

The 29C48 is intended for use with the 29C53 ISDN transceiver or the 2952 Line Card Controller. They manage the transfer of all voice and feature control data to and from the Feature Control Combo. The interface between the two consists of just three leads, two of which are clock signals and the third a serial bus for communication. Up to sixteen 29C48 feature control combos per line card can be controlled by one 2952, all sharing common clock signals, SCL and SDIR.

The subscriber direction (SDIR) lead provides an 8 KHz signal which divides each frame into transmit and receive halves. During the first half when SDIR is high (RCV half-cycle), the 29C48 receives data and in the second (XMIT half-cycle) the 29C48 transmits data. Frame synchronization and all internal timing for the digital circuitry is derived from the rising edge of the SDIR signal.

The subscriber clock (SCL) input generated by the 29C53 is a fixed 512 KHz clock signal allowing 64 bits (8 bytes) of data to be transferred on the SLD lead during each 125 μ s frame. Depending on SLD master clock frequency, the SCL duty cycle can range from 25% to 75%.

The Subscriber Line Datalink (SLD) is a bi-directional serial bus that transfers four bytes of serial data to and from the 29C48 each frame. During the first half of each frame, RCV channel information is expected by the 29C48 as two bytes consisting of voice and feature control information, while the other two bytes of the RCV half-frame are simply ignored. Similarly, during the second half-frame, one byte of voice and,



if so instructed by the 29C53, one byte of feature control information is sent by the 29C48. The 29C48 places its SLD lead in a high impedance state while the other device connected to the SLD line transmits its own information. The most significant bit (bit 7) of each byte is sent first on the SLD line. The data format of an SLD frame is shown in Figure 11.

Upon power supply application, feature control read or write of the 29C48 is disabled for 9 SLD frames.

During this time, the 29C48 resets and enters the power down mode. The SCS output remains high until the 29C48 has been configured as an A or B channel device by the first write to feature control byte #1.550 allow bas notes inourbrive sms litture

PROGRAMMABLE FEATURES

The 29C48 is configured by a set of five feature control bytes (FCB). notable of the gallment and to make

Receive SCS Disabled (See Section on SLIC Chip Select)




Figure 10. SCS Timing Diagram



These bytes of information are stored in internal registers which are serially multiplexed to and from the SLD interface in the third and seventh byte locations. The first two bits of each byte consist of a multiframe synchronization and write enable code. The framing bit (bit 7, MSB) establishes the beginning of a feature control frame when set to a logical zero, and increments the feature control counter when set to one. The second (bit 6) enables the writing to the 29C48 when it is the logical complement of the framing bit. In addition to the two header bits, feature control byte #1 also includes a channel selection bit (bit 0, LSB). This bit is used to designate one of the two 29C48s sharing an SLD link for feature control information exchange. (See previous section on channel Assignment.)

When writing new feature control information to the 29C48, the first byte should contain a framing (F) and write enable (WE) header of 01 (F=0 and WE=1), and an appropriate channel selection bit. This designates a new frame of information to trans-





Figure 10. SCS Timing Diagram (Continued)





Voice A, Voice B: A and B channel voice bytes respectively.

Control: Feature control information. This information is exchanged with the 29C48 whose channel selection pin matches the channel selection bit of the latest framing feature control byte.

Signaling: Signaling information which controls the subscriber line. The 29C48 enters into a high impedance state during this time slot, and generates a chip select signal (see section on SLIC chip select).

Figure 11, 29C48 SLD Interface

fer. The subsequent bytes should each have F=1 to advance the counter, and WE=0 to enable the write operation.

The SLD master can also request to verify the feature control register contents by sending a 00 or 11 at the beginning of the byte to be read. To read the first byte, a 00 F/WE code and an appropriate channel selection bit should be sent while each subsequent byte should have a 11 header. An internal sixstage counter is set on the first byte verified then incremented once each 125 µs frame. It is reset only upon detection of a 01 or 00 F/WE. Once the counter is greater than five, neither read nor write modes may be selected by sending the 29C48 a 11 or 10 framing and write enable code. While in this state, the 29C48 will then echo in byte 7 the data it received in byte 3. Another feature control information exchange cycle can only be initiated by establishing a new feature control frame (sending F = 0). wing the transmit half-frame, the chip select works

FCB #1—Power Up/Down, Loop Back Mode, μΑ/-Law, Channel Select Register

POWER UP AND DOWN

The 29C48 can be instructed to go into the power down or standby mode for reduced power consumption. In this mode, all analog inputs and outputs are

placed in a high impedance state, inhibiting voice signals. A code of all ones will be output in the voice byte on the SLD. Signaling and feature control information will continue to be processed to allow the 29C48 to be read or reprogrammed.

The state of the feature control combo can be changed from standby to active by the first feature control byte only. All other register contents will be preserved during power down provided the power supplies remain connected.


LOOP BACK MODE SELECT

Three modes of remote testing are incorporated in the 29C48 and can be selected by appropriate coding in this register. The loopback features allow a number of tests to be performed to determine line quality and balancing. These include digital loop back, analog loop back, and subscriber loop back.


In the digital loopback mode, the combo retransmits the PCM word it receives in the voice A or B byte of the SLD back to the SLD master in the same frame. This feature allows path verification and testing of the circuit up to the combo.

When the analog loopback mode is selected, the analog output VFR is internally connected to the analog input VFX. This feature allows functional testing of the combo as well as gain adjustment.





tive programming of this register. A range from 0 to -15.5 in 0.5 dB increments can be realized for the receive channel.



In the third test mode, subscriber loopback, the digital output of the A/D converter is internally connected to the input of the D/A converter. The analog signal input to VFX is sent through the transmit filter, encoded, then decoded, filtered and output to VFR. This mode is used primarily for simplifying analog to analog testing from the subscriber side of the line card. Simultaneous selection of more than one loopback mode is prohibited.

CONVERSION LAWS

The 29C48 can be selected for either μ -law or A-law operation. A user can select either conversion law by assigning the corresponding bit. A logical 1 in bit 1 would select μ -law while a logical 0 would select A-law conversions. Both conversions follow CCITT recommendation G.711.

FEATURE CONTROL EXCHANGE CHANNEL SELECT

The LSB of feature control byte #1 is the channel selection bit. It is used to select one of the two 29C48s sharing an SLD line for feature control information exchange. A logical zero will select the channel A combo, and a logical one will select the channel B combo.

FCB #2—Receive Programmable Gain Register

The receive gain levels can be adjusted by applying external resistors as mentioned earlier, or by selec-

FCB #3—Secondary Analog Channel, Chip Select, and Tone Injection Register

SECONDARY ANALOG INPUT

The 29C48 can be instructed to switch the input of its encoder to the secondary analog input by setting the SAIE bit to a logical one. Transmission of the voice signal will resume as soon as SAIE is set back to a logical zero.

PROGRAMMABLE SLIC CHIP SELECT

Although the 29C48 does not process signaling information, it generates chip select signals in order to help in interfacing to SLD compatible SLICs.


During the transmit half-frame, the chip select works in two possible modes determined by the CSM bit. In the byte mode, the \$\overline{SCS}\$ pin of the 29C48 selected by the chip select bit in feature control byte #1, will be pulled low during the transmit signaling byte. In the half-byte mode, the \$\overline{SCS}\$ pin of the A-channel 29C48 will be pulled low during the four least significant bits of the transmit signaling byte, and the \$\overline{SCS}\$ pin of the B-channel 29C48 will be pulled low during the four most significant bits of the transmit signaling byte.

Generation of chip select signals during the receive half frame can be disabled by setting the CSD bit to a logical zero.




TONE INJECTION

When the TIE bit is set to a logical one, audio signal applied at the EBN3/T1 pin will be added to the output of the receive programmable gain module. This feature can be used for easy implementation of side tone injection and DTMF feedback, as well as injection at the line card of call waiting tones, ringing or metering pulses.



FCB #4—Transmit Programmable Gain Register

The gain setting of the transmit section of the chip operates in the same manner as the receive gain register. A 12 dB range from 0.0 dB to \pm 12.0 dB in 0.5 dB increments is available.



FCB #5—Balance Network Select and Gain Register


BALANCE NETWORKS

Three external balance networks can be used with the 29C48. Feature control allows the selection of network EBN1, EBN2, and EBN3 individually or in combination in order to best suit a particular application.

EBN3 selection is not effective when TIE is set to a logical one.

GAIN SETTING

An additional 6 dB gain in the balance signal path can be realized by coding this bit to a logical one. A logical zero provides unity gain.





ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias 10°C to +80°C
Storage Temperature65°C to +150°C
All Input and Output Voltages with Respect to VBB0.3V to 13V
All Input and Output Voltages with Respect to V _{CC} 13V to 0.3V
Power Dissipation

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS

 $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC}=+5\text{V}\pm5\%$, $V_{BB}=-5\text{V}\pm5\%$; SCL (50% duty), SDIR, SLD applied GNDD = 0V, GNDA = 0V. Typical values are for $T_A=25^{\circ}\text{C}$ and nominal power supply values

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _I Lao Isaina	Input Leakage Current	be really	160	±10	μΑ	0 ≤ V _{in} ≤ V _{cc}
VIL	Input Low Voltage	-0.3	gol	0.8	V	1 shan 838
VIH	Input High Voltage	2.0	-		V	- step r etyd ffent
VOL	Output Low Voltage			0.4	V	IOL ≥ -1.6 mA, 1 TTL Load
Voh	Output High Voltage	2.4			V	I _{OH} ≤ 50 μA, 1 TTL Load

POWER DISSIPATION

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
ICCL	V _{cc} Operating Current		9	270150	mA	RCV Signaling Byte = 0
IBBL	V _{BB} Operating Current		9		mA	RCV Signaling Byte = 0
Icco	V _{cc} Standby Current		0.8		mA	
Івво	V _{BB} Standby Current		0.8	elden	mA	CB #4-Transmit Pr
P _{D0}	Standby Power Dissipation		8		mW	iain Register
P _{D1}	Operating Power Dissipation		90	edit to the	mW	nert adf in onitiae nien ad

A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

(TG1 = TG2, Transmit Programmable Gain = 6 dB. Receive Programmable Gain = 0 dB)

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response Tolerance		±0.15	-	dB	Signal Input of 0 dBm0 f = 1.02 KHz
DmW	Digital Milliwatt Response Tolerance		±0.15	#16D	dB	f = 1.02 KHz
DmW_{\muV}	Digital Milliwatt Response VFR, μ-law		6.14 1.571		dBm Vrms	$R_L = 600\Omega$ f = 1.02 KHz
DmW _{AV}	Digital Milliwatt Response VFR, A-law		6.17 1.576		dBm Vrms	$R_L = 600\Omega$ f = 1.02 KHz
OTLP _μ X	Zero Transmission Level Point Transmit Channel (0 dBm0)		0.12 0.785	ezores-	dBm Vrms	μ -law, Referenced to 600 Ω
OTLPAX	Zero Transmission Level Point Transmit Channel (0 dBm0)		0.15 0.788		dBm Vrms	A-law, Referenced to 600Ω
ΔGp	Programmable Gain Accuracy		±0.10		dB	f = 1.02 KHz for All Steps



GAIN TRACKING

Reference level = 0 dBm0 at 1.02 KHz, TG1 = TG2, Transmit Programmable Gain = 6 dB, Receive Programmable Gain = 0 dB, AT&T PUB 43801 and CCITT G.714 - Method 2

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GT _T 0m6b 0 (8.8) \$8	Transmit Gain Tracking Error Sinusoidal Input; μ or A-law	- 50		±0.25 ±0.50 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT _R	Receive Gain Tracking Error Sinusoidal Input; μ or A-law		0	±0.25 ±0.50 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
ANALOG	INTERFACE, RECEIVE CHANNEL		0.	ona ,nomo	RUON DISU	End Measu
ROR	Output Resistance, VFR		1	i Signals.	Ω	Sos Spurious C
Vosr1	Output Offset, VFR		50	ment	mV.M	Relative to GNDA
CLR	Load Capacitance, VFR			100	pF	Spurious in
V _{OR1}	Max Output Voltage Swing Across R _L , VFR	220	±3.2	roup Delay	Vp	$R_L \geq 300 \Omega^{(2)}$
ANALOG	INTERFACE, TRANSMIT PRIMARY	ANDS	ECONDA	RY CHANN	IELS	Campany
IBX Z	Input Leakage Current, EBN,	95	100	X	nA nA	Operating Range ⁽³⁾
R _{IX1}	Input Resistance, VFX	75	100		ΚΩ	
R _{IX2}	Input Resistance, EBN, TG1, TI	091	10	Valery duo	МΩ	IA sviece A
TGmax	Max Transmit Gain Adjust	20		20	dB	Oog Receive O
Vota	Max Output Voltage Swing TG2	35		±1.6	ItiveVo D	$R_L \ge 10K \Omega^{(1)}$
CLX	Load Capacitance, TG2	201		20	pF	
R _{LX}	Load Resistance, TG2	10			ΚΩ	
R _{GND}	On Resistance to GNDA, EBN1, EBN2, ENB3			600	Ω	DISE (Primary Charun

NOTES

^{1.} Maximum output voltage swing at TG2 should be less than ±1.6V in order to avoid clipping in later stages.

^{2.} The 29C48 is designed to drive signals in excess of the maximum encoding level, which is 3.14 dBm for A-Law and 3.17 for μ -Law.

^{3.-1.6}V < VFX, TG1, EBN < 1.6V; -3.2V < TI < 3.2V.

Symbol	Parameter Parameter	Min	Тур	Max	Units	Test Conditions	
SD _x SD _R	Signal to Distortion, μ or A-law Sinusoidal Input; CCITT G.714— Method 2 Half Channel	35 29 25	o bas	3 43801	dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0	
DP _X DP _R	Single Frequency Distortion Products in Band (2nd or 3rd Harmonic Half Channel)		-50	-47	dB	Input = 1.02 KHz 0 dBm0 AT&T Advisory #64 (3.8)	
IMD ₁	Intermodulation Distortion, End to End Measurement			-35	dBm0	CCITT G.712(7.1)	
IMD	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712(7.2)	
SOS	Spurious Out of Band Signals, End to End Measurement	oa l		-25	dBm0	CCITT G.712(6.1)	
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712(9)	
D _{AX}	Transmit Absolute Group Delay		220		μs	0 dBm0, 1.4 KHz Includes Delay Through A/I	
D _{DX}	Transmit Differential Delay; Relative to DAX	007	170 95 45 75	,N	μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz	
D _{AR}	Receive Absolute Group Delay	or	140	17,31	μs	0 dBm0, 0.3 KHz Includes Delay Through D//	
D _{DR}	Receive Differential Envelope Delay; Relative to DAR		35 35 110 135	SOT	μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz	

NOISE (Primary Channel)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
N _{XC1}	Transmit Noise, C-Message Weighted	Va.t ±	12	t ed bluc	dBrnC0	TG1 = TG2
N _{XP1}	Transmit Noise, Psophometrically Weighted		-78	> 17 >	dBm0p	TG1 = TG2
N _{RC1}	Receive Noise, C-Message Weighted		10		dBrnC0	Unity Gain; Idle Code
N _{RP1}	Receive Noise, Psophometrically Weighted		-80		dBm0p	Unity Gain; Idle Code
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle Channel; 200 mV P-P Signal on V _{CC} DC to 50 KHz; Note 1.
PSRR ₂	V _{BB} Power Supply Rejection Transmit or Receive Channel		-35		dB	Idle Channel; 200 mV P-P Signal on V _{BB} DC to 50 KHz; Note 1.

NOTE:

1. Measured at SLD Voice bytes for transmit channel. Measured at V_{FR} for receive channel. Idle code on feature control byte.

UNUSSIALA

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
CTTR	Crosstalk, Transmit Voice to Receive Voice	qyT	-75		dB	Input = 0 dBm0, Unity Gain 1.02 kHz; Idle Code on SLD
out on SLD	ral OmBb 0			SHOW	O. t to nie	Voice Byte
CT _{RT}	Crosstalk, Receive Voice to Transmit Voice		-75		dB	0 dBm0, 1.02 KHz Signal at SLD Receive Voice Byte;
	Bh 12910+		3.0-			VFX = GNDA

TRANSMIT VOICE FREQUENCY CHARACTERISTICS

TG1 = TG2, Transmit Programmable Gain = 6 dB

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GRX	Gain Relative to Gain at 1.02 KHz					0 dBm0 Signal Input at VFX
	16.67 Hz			-30	dB	
	50 Hz	,		-25	dB	
	60 Hz			-22	dB	[350 SP]
	200 Hz	-1.8	00	-0.125	dB	
	300 to 3000 Hz	-0.125	2	+0.125	dB	The second second
	3400 Hz	-0.70		-0.10	dB	850 33492
	4000 Hz	O-1 SHI	200	-14	dB	
	4600 Hz and Above	3 - 3		-32	dB	




Figure 12. Transmit Voice Frequency Characteristics



RECEIVE VOICE FREQUENCY CHARACTERISTICS

Receive Programmable Gain = 0 dB, Feature Control Bit TIE = 0

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GRR	Gain Relative to Gain at 1.02 KHz					0 dBm0 Input on SLD
Signal at Byte:	Below 200 Hz	9/-		+0.125	dB	OTAT Crosstalk
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125	1	+0.125	dB	
	3400 Hz	-0.70	HEIBITS	-0.1	dB	RANSMIT VOICE FRI
200	4000 Hz	avF I a	68	-14	dB	a I tentenco
out at VEX	4600 Hz & Above			-30	dB	Gov Gain Relative




Figure 13. Receive Voice Frequency Characteristics




A.C. CHARACTERISTICS—TIMING PARAMETERS

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
T _{SCL}	SCL Pulse Width	486		1465	ns	-
T _{DC}	SCL Duty Cycle	25	Name	75	%	
T _{RC} T _{FC}	Rise, Fall Times, SCL			50	ns	Fee
T _{RD} T _{FD}	Rise, Fall Times, SLD			50	ns	-
T _{RS}	Rise, Fall Times, SCS	001	6-4	50	ns	50 pF Load
T _{DIRR}	SCL to SDIR Delay	-500	personal los	500	ns	Receive Cycle
T _{DIRF}				500	ns	Transmit Cycle
T _{DD}	SCL to SLD Delay	0		200	ns	29C48 Transmitting
T _{SD}	Set-up Time, SLD to SCL	100	ALC DE ALCOHOL		ns	29C48 Receiving
T _{HD}	Hold Time, SCL to SLD	100		HIZE S	ns	29C48 Receiving
T _{HZ1} arons	SDIR to SLD Active	0		100	ns	Byte 1, Bit 1 29C48 Transmitting, Channel A
T _{HZ2}	SCL to SLD High Impedance	0		100	ns AW YUG	Channel A, B, or Feature Control as Appropriate (Channel A/B Operation)
T _{HZ3}	SCL to SLD Active	0	esy (*	100	ns	Channel A, B, or Feature Control, as Appropriate (Channel A/B Operation)
T _{SCSF}	SCL to SCS Low	0		200	ns	50 pF Load
T _{SCSR}	SCL to SCS High	0	da nevrib	200	ns	50 pF Load


^{*}In cases where T_{DIRF} is positive, T_{DD} is to be measured from the SDIR edge.

RECEIVE CYCLE







TRANSMIT CYCLE



A.C. TESTING INPUT, OUTPUT WAVEFORM







IATC 29C50A FEATURE CONTROL COMBO

- External and User Programmable
 Transmit and Receive Gain
- Programmable Internal and External Hybrid Balance Network Select
- Programmable Analog, Digital, and Subscriber Loopback
- Programmable µ/A-Law Select and general policy bearing threaten of high policy of
- **■** Flexible Signaling Interface
- Pin Selectable Channel A or B
 Operation on the SLD Interface
- **Three Party Conferencing**
- **Low Power Consumption**

The Intel iATC 29C50A Feature Control Combo is an advanced user-programmable, fully integrated PCM Codec with transmit/receive filters fabricated in CHMOS technology. This technology allows the 29C50A to provide excellent transmission performance while achieving low power consumption.

The 29C50A supports the analog subscriber with a variety of added per-line features to the normal BORSCHT functions associated with the analog line circuit. Some of these features include programmable transmit and receive gain, on-chip or custom hybrid balancing network selection and interpolation, a flexible signaling interface, and programmable μ or A-Law conversions. Additionally, the 29C50A can operate on either the A or B channel of the SLD interface, allowing two combos to be connected to one SLD link.

The 29C50A is intended for use with the 2952 Integrated Line Card Controller in digital switching applications. The 2952 handles the transfer of voice, feature control, and signaling information between the backplane and up to 16 29C50A combos. The 29C50A is also suited for use in ISDN terminal applications.






Table 1. Pin Description

Symbol	Function
Vcc	Most positive supply; input voltage is $+5V \pm 5\%$.
V _{BB}	Most negative supply; input voltage is $-5V \pm 5\%$.
GNDA	Analog ground return line. Not internally connected to GNDD.
GNDD	Digital ground return line. Not internally connected to GNDA.
VFX	Analog voice input to transmit channel.
TG1	Inverting input to transmit gain adjusting op-amp. Feedback point for external gain adjusting resistor network up to 10 K Ω .
TG2	Output of the transmit gain adjusting op-amp. Will drive external gain adjusting resistor network up to 10 K Ω .
VFR+	Non-inverting output of the power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.
VFR-	Inverting output of power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.
GSR	Input to receive gain setting circuit. An external resistor network connected between VFR—and VFR+, and GSR sets the receive channel gain from 0 dB to -9.54 dB. Connecting GSR to GNDA will set the gain at -6.02 dB.
EBN1	Input for the first external balance network.
EBN2	Input for the second external balance network. Only at A03003 erf. and anop A03083 81 of
SCL	Subscriber clock. Supplied by the 2952 line card controller, this is a 512 KHz, 50% or 33% duty cycle clock. Input will accept TTL levels.
SDIR	Subscriber direction signal and frame sync. When high, SLD becomes an input and data is transferred from the 2952 to the 29C50A. When low, the output buffer on the 29C50A SLD pin is enabled and data is transferred from the 29C50A to the 2952. Input will accept TTL levels.
SLD	Subscriber data link. A 512 Kbps bi-directional serial data port, which is clocked by SCL. SLD becomes a TTL compatible input when SDIR is high and an output capable of driving one TTL load when SDIR is low.
SIGX1	Transmit signaling input. Data present at SIGX1 is latched by an internal signal preceding the falling edge of SDIR and is serially transferred on SLD during the transmit signaling byte TTL compatible.
SIGR1 SIGR2	Receive signaling outputs. Data received serially on SLD during the receive signaling byte is latched on these outputs during the following byte. Capable of driving one TTL load.
SIGA SIGB SIGC SIGD	Programmable signaling pins in default mode. If the appropriate bit in the feature control memory is set high (either SIGDA, SIGDB, SIGDC, or SIGDD), the corresponding pin will become a receive signaling output, like SIGR(n). If the bit in the feature control memory is set low, the corresponding pin will become a transmit signaling input, like SIGX1. Inputs will accept TTL level inputs, and outputs can drive one TTL load. During channel A/B operation the programmable signaling pins SIGA, SIGB, and SIGC take on different functions. If SIGA is connected to V _{BB} , channel A operation is selected, and SIGB functions as an output only. SIGB is tied to V _{BB} , channel B operation is selected, and SIGA functions as an output only. SIGC becomes a transmit only pin for both channel A and channel B operation. SIGD remains programmable.






Figure 2. Block Diagram



FUNCTIONAL DESCRIPTION

The 29C50A is a combined channel filter and PCM codec for use on analog line interface circuit boards in a digital telecommunications switching system. This device resides between the circuitry which provides the "BORSCHT" functions for a given line, and the shared line card controller (LCC). It provides the transmit and receive voice-path filtering and companded analog-to-digital and digital-to-analog conversions necessary to interface a full duplex (4-wire) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.

In the default mode (neither SIGA nor SIGB tied to V_{BB}), all features of the 22-lead 29C50A are identical to those of the 28-lead 29C51 except for the number of signaling pins and the secondary channel capabilities. There are 7 signaling channels available on the 29C50A, configured as one transmit, two receive, and four programmable for either direction. There are no secondary analog inputs or outputs on the 29C50A; however, three-party conferencing is available. The 29C50A can alternatively be operated in the channel A or B mode, in which case two 29C50A's can share one SLD link.

SLD Interface

The 29C50A is intended for use with the 2952 Line Card Controller which manages the transfer of all voice, feature control and signaling data to and from the Feature Control Combo and the system backplane. The interface between the two consists of just three leads, two of which are clock signals and the third a unique serial bus for communication. Up to sixteen 29C50A feature control combos per line card can be controlled by one 2952, all sharing common clock signals, SCL and SDIR. The SLD interface is shown in Figure 4.

The subscriber direction (SDIR) lead provides an 8 KHz signal which divides each frame into transmit and receive halves. During the first half when SDIR is high (RCV half-cycle), data is transmitted from the 2952 to the 29C50A and in the second (XMIT half-cycle) transfer is from the 29C50A back to the 2952. Frame synchronization and all internal timing for the digital circuitry is derived from the rising edge of the SDIR signal.

The subscriber clock (SCL) input generated by the 2952 is a fixed 512 KHz clock signal allowing 64 bits (8 bytes) of data to be transferred on the SLD lead




Figure 3. Analog Linecard






Figure 4. 29C50A/2952 Interface

during each 125 μ s frame. Depending on 2952 master clock frequency, the SCL duty cycle can be either 50% or 33%.

The subscriber data link (SLD) is a bi-directional serial bus that transfers eight bytes of serial data to and from the 29C50A each frame. During the first half of each frame, RCV channel information is transferred to the 29C50A in four bytes consisting of channel A voice, channel B voice, feature control, and signaling information. Similarly during the second half-cycle, four bytes of XMIT channel information are sent to the 2952. The MSB (bit 7) of each byte is sent first on the SLD. After the last valid signaling bit is transmitted to the 2952, the bus is placed in a high impedance state for at least one SCL clock cycle to prevent data contention on the bus. (See FCB #6—Signaling Register.)

Upon power supply application and clocks SCL and SDIR applied, the 29C50A will automatically enter the power down state. During the transmit half-cycle (29C50A talking to the 2952) a code of all ones will be sent to the controller during the channel A or B byte depending upon the selected mode. The 29C50A SLD pin will be placed in a high impedance state during the unused channel.

Channel A/B Operation

The 29C50A can use either channel A or channel B on the SLD interface for transfer of PCM voice. This allows two 29C50A combos to share a single SLD link, allowing up to sixteen combos to be controlled by one 2952 line card controller. The channel A/B mode is selected with the SIGA and SIGB pins. If SIGA is connected to V_{BB} , the 29C50A will use Channel A. If SIGB is connected to V_{BB} , the 29C50A will use channel B. If neither pin is connected to V_{BB} , the 29C50A will operate identically to the 29C51 Feature Control Combo, except for the lack of secondary analog channels. Connecting both SIGA and SIGB to V_{BB} is not allowed. Operation of the combo on the SLD interface is shown in Figure 5.

When programming the 29C50A, the least significant bit (last bit transmitted) of the first control byte of a programming frame selects the 29C50A which will accept this and all following bytes of the frame. Only the LSB of this first framing byte is used as a channel select bit. It is latched until the next framing byte (00 or 01 header) is received in the feature control channel. If this bit is a zero, the channel A combo will accept the programming data, and if this bit is a one, the channel B combo will accept the data. Only the selected combo will echo back the programming data.






Figure 5. SLD Data Format in "A/B Operation"

Similarly, when verifying the feature control memory of the 29C50A, the desired device is selected using the least significant bit of the first byte of the verification frame. Only the selected device will respond. Because the LSB of the feature control framing byte must be set to a one for verification of a channel B device, the 2952 will actually read back 10 bytes from the SLD interface when using the bi-directional FIFO (BFF). Only six of these bytes will contain the 29C50A programming information. Refer to the 2952 Reference Manual for further details regarding verification of feature control information from an SLD slave device using the 2952.

When neither device is being programmed or verified, the last selected device will echo the received control channel data during the transmit half of the SLD frame.

In order to take full advantage of the last look change detection logic of the 2952, the two 29C50A combos using one SLD line share the signaling channels each frame. Each uses a nibble of the transmit and receive signaling bytes. Since one signaling pin is used to select channel A or B operation, six pins are available for carrying signaling data, with three configured as receive, two as transmit, and one programmable.

For a channel A device, data received during bits 3, 2, 1, and 0 of byte 4 on the SLD will appear at SIGR1, SIGR2, SIGB, and SIGD (if SIGD is chosen as a receive bit), respectively. For a channel B device, the data from bits 7, 6, 5, and 4 of byte 4 appears at SIGR1, SIGR2, SIGA, and SIGD (if SIGD is chosen as a receive bit), respectively.

In the transmit direction, a channel A part will send data from SIGX1, SIGC, and SIGD (if SIGD is chosen as a transmit bit) in bit positions 3, 2, and 1 respectively of byte 8 on the SLD. A channel B

part will send data from those same pins in bit positions 7, 6, and 5 respectively of byte 8. Neither combo will drive the SLD line during the third or seventh bits.

Figure 4 shows operation of the 29C50A on the SLD interface in the default mode, when neither the channel A nor channel B mode is selected (neither SIGA nor SIGB connected to V_{BB}).

Signaling field formats for all three modes are shown in Figure 11.

TRANSMIT AND RECEIVE OPERATION

Transmit Filter

A low pass anti-aliasing section is included on chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 specification and the CCITT G.714 recommendation. The 29C50A specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 12.

A high pass section configuration rejects low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Gain of up to 20 dB can be set without degrading the performance of the filter.

The output of the transmit filter is internally sampled by the encoder and held on an internal sample and hold capacitor. DC offset is corrected by an on-chip auto zero circuit. The signal is then encoded and presented as PCM data on the SLD lead on the first 8 bits of the XMIT half frame (fifth byte) for channel A operation, or the second 8 bits (sixth byte) for channel B operation.

Decoding also brown ladigy treestoon & studie

TOWN A PRINTING DESIGNATION

The PCM words received on the SLD are demultiplexed and sent to the decoder. For channel A operation, the first SLD byte is decoded. For channel B operation the second SLD byte is used. The decoded value is held on an internal sample and hold capacitor. If, however, conferencing has been selected, both the first and second SLD bytes will be decoded, added, and subsequently passed to the receive filter.

Receive Filter

The receive section of the filter provides a passband flatness and stopband rejection which fulfills the AT&T D3/D4 specification and the CCITT G.714 recommendation. The receive filter transfer characteristics and specifications will be within the limits shown in Figure 13.

GENERAL OPERATION

External Gain Setting

Both transmit and receive gain levels are factory trimmed, but can be modified by external resistors during line card assembly. The value of transmit gain is adjusted by connecting resistors RT1 and RT2 (see Figure 6) at the two external gain setting control pins, TG1 and TG2. These two pins are the input and output of an on-board gain amplifier stage, and the resistors provide the necessary input and feedback for gain control. The value of external gain is given by:

$$A = 1 + RT1/RT2$$

For unity gain, pins TG1 and TG2 are tied together. Similarly, for the receive section, external resistors RR1 and RR2 at pins VFR+, GSR, and VFR- set the external gain given by:

$$A = (RR1 + RR2)/(RR1 + 3RR2)$$

of driving loads of 300Ω single ended or 600Ω differentially.

Three additional gain settings of 0 dB, -6 dB, and -9.54 dB can be realized without using any external components by strapping pin GSR to VFR-, GNDA, and VFR+, respectively.




Figure 6. External Gain Connections

Hybrid Balancing Network

The 2- to 4-wire conversion necessary for subscriber interface is partially integrated on-chip. Network line balancing needed to minimize the trans-hybrid loss from the receive to transmit direction analog signals is handled internally. The three internal networks shown in Figure 8 may be selected by programming the appropriate feature control byte. These networks are integrated in a switched capacitor configuration and have single pole-zero characteristics in the 200 Hz to 3200 Hz range. They were chosen to serve a wide base of U.S. an European requirements, and can be used as standard line balancing networks or as test networks.




Figure 7. External Balance Network and Interpolation Configuration



Additionally, the user may apply two external balance networks to accommodate varying subscriber loop characteristics (see Figure 7 for external connections). Presumably, these two networks can represent the two extremes of line conditions in different applications such as long or short loops and loaded or unloaded lines. To serve typical lines with characteristics in between the two extremes, the interpolation capability provides a weighted average of the network frequency characteristics. If the external network at EBN1 produces a transfer function H1(f) = ZB1 (Zo + ZB1) and the network at EBN2 produces H2(f) = ZB2 (Zo + ZB2), the balance signal

can be programmed to have the transfer function H/fl:

$$H(f) = \alpha H1(f) + (1 - \alpha) H2(f)$$

where " α " is the interpolation coefficient programmed to have any of the five values of 0, 0.25, 0.50, 0.75, or 1.0. Figure 7 displays how the subtraction of the coupling signal is implemented inside the device.

As an example, the two external networks shown in Figure 9 represent typical hybrid balance networks for loaded (ZB1) and unloaded (ZB2) analog loops. The graph in Figure 9 shows the real and imaginary components of the equivalent impedance of these two networks as a function of frequency and the interpolation coefficient.




Figure 8. Internal Balance Networks




Figure 9. Typical External Balance Networks and Complex Impedance Plot



Conferencing de anciento wat A the

The 29C50A supports three party conferencing in the default and channel A and B modes. In all three modes, the PCM words received in the A and B channels on the SLD are converted to analog values and added together before being applied to the receive PCM filter. The sum will be attenuated by 3 dB.

In the default mode, the 29C50A will repeat the channel A transmit direction PCM voice byte in channel B.

Precision Voltage References

Voltage references are generated on-chip and are trimmed during the manufacturing process. Separate references are supplied for both the transmit and receive sections of the chip, each trimmed independently. These references determine the gain and dynamic range of the device and provide the user a significant margin for error in other board components.

PROGRAMMABLE FEATURES

The 29C50A is configured by the 2952 line card controller by a set of six feature control bytes (FCB). These bytes of information are stored in internal registers which are serially multiplexed to and from the SLD interface in the third and seventh byte locations. The first two bits of each byte consist of a multiframe synchronization and write enable code. The framing bit (bit 7, MSB) establishes the beginning of a feature control frame when set to a logical zero, and increments the feature control counter when set to one. The second (bit 6) enables the writing to the 29C50A when it is the logical complement of the framing bit.

When writing new feature control information to the 29C50A, the first byte should contain a framing (F) and write enable (WE) header of 01 (F=0 and WE=1). This designates a new frame of information to transfer. The subsequent bytes should each have F=1 to advance the counter, and WE=0 to enable the write operation.

The controller can also request to verify the feature control register contents by sending a 00 or 11 at the beginning of the byte to be read. To read the first byte, a 00 F/WE code should be sent while each subsequent byte should have a 11 header. An internal six-stage counter is set on the first byte verified then incremented once each 125 μs frame. It is reset only upon detection of a 01 or 00 F/WE. Once the counter is greater than six, neither read nor write modes may be selected by sending the 29C50A a 11 framing and write enable code. The 29C50A will then echo in byte 7 the data it received in byte 3.

The LSB of the first feature control byte selects whether the channel A or channel B device will accept the feature control commands. If this bit is 0, the channel A device is selected. If this bit is 1, the channel B device is selected. Only the selected device will echo feature control data.

FCB #1—Power Up/Down, Loop Back Mode, μ/A-Law Select Register

POWER UP AND DOWN

The 29C50A can be instructed to go into the power down or standby mode for reduced power consumption. In this mode, all analog inputs and outputs are placed in a high impedance state, inhibiting all voice signals. A code of all ones will be output in the voice byte on the SLD. Signaling and feature control information will continue to be processed to allow the 29C50A to be read or reprogramed, and to allow the backplane to monitor the subscriber line.

The 2952 can change the state of the feature control combo from standby to active by sending the first feature control byte only. All other register contents will be preserved during power down provided the power supplies remain connected.

LOOP BACK MODE SELECT


Three modes of remote testing are incorporated in the 29C50A and can be selected by appropriate coding in this register. The loopback features allow a



number of tests to be performed to determine line quality and balancing. These include digital loop back, analog loop back, and subscriber loop back.

In the digital loopback mode, the combo retransmits the PCM words it receives in the voice byte of the SLD back to the line card controller in the same frame. This feature allows path verification and testing of the circuit up to the slave device.

When the analog loopback mode is selected, the analog output VFR+ is internally connected to the analog input VFX. The signal received from the A or B byte of the SLD line is looped through the receive and transmit analog sections and back to the SLD line. This feature allows functional testing of the combo as well as gain adjustment.



In the third test mode, subscriber loopback, the digital output of the A/D converter is internally connected to the input of the D/A converter. The analog signal input to VFX is sent through the transmit filter, encoded, then decoded, filtered and output to VFR+ and VFR-. This mode is used primarily for simplifying analog to analog testing from the subscriber side of the line card.

CONVERSION LAWS

The 29C50A can be selected for either μ -law or A-law operations. A user can select either conversion law by assigning the corresponding bit. A logical 1 in bit 1 would select μ -law while a logical 0 would se-


lect A-law conversions. Both conversions follow CCITT recommendation G.711.

CHANNEL SELECTION

The LSB of the first feature control byte determines whether the channel A or channel B device will accept the feature control commands. This bit has no effect if the channel A/B operation is not selected.


FCB #2—Receive Programmable Gain Register

The receive gain levels can be adjusted by applying external resistors as mentioned earlier, or by selective programming of this register. A range from 0 to -12 dB in 0.5 dB increments can be realized for the receive channel.



FCB #3—Conferencing Register


The 29C50A can be programmed to decode both receive voice channels and add the two analog signals to perform three-party conferencing by setting CONFR.





FCB #4—Transmit Programmable Gain Register

The gain setting of the transmit section of the chip operates in the same manner as the receive gain register. A 12 dB range from -6.0 dB to +6.0 dB in 0.5 dB increments is available.



FCB #5—Balance Network Select and Gain Register


BALANCE NETWORKS

The 29C50A offers a choice of internal or external hybrid balancing. Externally, two balance networks connected to pins EBN1 and EBN2 can be used independently, or as a weighted average of the two. The weighting factor, or interpolation coefficient, can range from 0 to 1 in steps of 0.25. Setting " α " to be 1 or 0 results in selecting either EBN1 or EBN2 respectively.

Three additional balance network configurations consisting of either a series or parallel RC circuit are located internal to the device. (See Figure 8.)


GAIN SETTING


An additional 6 dB gain in the balance signal path can be realized by coding this bit with a logical one. A logical zero provides unity gain.



FCB #6—Signaling Register

Four pins are provided on the 29C50A to be used as selectable transmit or receive signaling inputs. A code of one in the respective bit commits the pin to receive signal information and a zero to transmit. The signaling field format as it appears on the SLD bus is shown in Figure 11 for both channel A/B and default operation. R1 and R2 correspond to signaling information received on SIGR1 and SIGR2, respectively. Similarly, programmable pins SIGA, SIGB, SIGC, SIGD, and transmit pin SIGX1 are coded into the bit location as shown below. Bits 2, 3 and 4 have no effect in channel A/B operation. Bit L28 must be set to zero for the 29C50A.





NOTE:

1. D is programmed as receive or transmit through feature control. Programmable signaling bits are placed in a high impedance state during the transmit signaling byte if the corresponding signaling channel has been programmed for the receive direction.

Figure 11. Signaling Field Format

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias -10°C to +80°C
Storage Temperature -65°C to +150°C
All Input and Output Voltages
with Respect to V_{BB} -0.3V to 13V
All Input and Output Voltages
with Respect to V_{CC} -13V to 0.3V
Power Dissipation 1.35 W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

DC CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, $V_{BB} = -5V \pm 5$ %; SCL (50% duty), SDIR, SLD applied GNDD = 0V, GNDA = 0V. Typical values are for $T_A = 25$ °C and nominal power supply values

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _I L	Input Leakage Current			±10	μΑ	$V_{BB} \le V_{IN} \le V_{CC}$
VIL	Input Low Voltage	-0.3		0.8	TO VIET	or 0 results in selecting eitner
VIH	Input High Voltage	2.2		Vcc	٧	pectively.
VOL	Output Low Voltage			0.4	V	I _{OL} ≥ - 1.6 mA, 1 TTL Load
V _{OH}	Output High Voltage	2.4		one through	OFVeller	I _{OH} ≤ 50 μA, 1 TTL Load

POWER DISSIPATION

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
ICCL	V _{CC} Operating Current	one .	9 9	pia sonala	mA	sg Bb @ Isnotlibbs n
I _{BBL}	V _{BB} Operating Current		9	501 B UHW	mA	an De realized by cod
Icco	V _{CC} Standby Current	0.016	0.8		mA	
I _{BBO}	V _{BB} Standby Current		0.8		mA	
P _{D0}	Standby Power Dissipation		8		mW	
PDI	Operating Power Dissipation		90		mW	



A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

TG1 = TG2, Transmit Programmable Gain = 6 dB. Receive Programmable Gain = 0 dB

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions	
EmW	Encoder Milliwatt Response	900	±0.15	,31/8	dB	Signal Input of 0 dBm0 f = 1.02 KHz	
DmW	Digital Milliwatt Response		±0.15		dB	f = 1.02 KHz	
DmW _{µV}	Digital Milliwatt Response VFR+, VFR- μ-law		6.14 1.571	t TG2	dBm Vrms	$ \begin{array}{l} \text{VFR} + \text{Single-Ended Output} \\ \text{R}_{\text{L}} = 600\Omega \end{array} $	
DmW _{AV}	Digital Milliwatt Response VFR+, VFR - A-law		6.17 1.576		dBm Vrms	f = 1.02 KHz	
$OTLP_{\mu X}$	Zero Transmission Level Point Transmit Channel (0 dBm0)		0.116 0.785		dBm Vrms	μ -law, Referenced to 600Ω	
OTLPAX	Zero Transmission Level Point Transmit Channel (0 dBm0)	l aldi e	0.149 0.788	b a – Je	dBm Vrms	A-law, Referenced to 600Ω	
ΔG_{PX}	Programmable Gain Accuracy		±10		dB	f = 1.02 KHz for All Steps	

GAIN TRACKING

Reference level = 0 dBm0 for μ -law, -10 dBm0 A-law at 1.02 kHz, TG1 = TG2, GSR = VFR -, Transmit Programmable Gain = 6 dB, Receive Programmable Gain = 0 dB, AT&T PUB43801 and CCITT G.714 Method 2

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GTT	Transmit Gain Tracking Error			±0.25	dB	+3 to -40 dBm0
	Sinusoidal Input; μ or A-law			±0.50	dB	-40 to -50 dBm0
				±1.2	dB	-50 to -55 dBm0
GTR	Receive Gain Tracking Error Sinusoidal Input; μ or A-law			±0.25 ±0.50	dB dB	+3 to -40 dBm0 -40 to -50 dBm0
				±1.2	dB	-50 to -55 dBm0

ANALOG INTERFACE, RECEIVE CHANNEL

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
ROR	Output Resistance, VFR + VFR -		1		Ω	Swid Ond
Vosr1	Single-Ended		50	aC quote	mV	Relative to GNDA
V _{OSR2}	Output Offset, VFR+ to VFR-, Differential	8	75	I Group	mV of evital	D _{DX} Transmit Deley; Re
CLR	Load Capacitance, VFR+, VFR-	or I		100	pF	
V _{OR1}	Max Output Voltage Swing Across R _L , VFR+, VFR-, Single-Ended Connection	44	±3.2	roup Del) atulbad/	$R_L \ge 300\Omega$ (Note 1)
V _{OR2}	Max Differential Output Voltage Swing, VFR+, VFR-		±6.4	Group	Vp of avital	$R_L \ge 600\Omega$ (Note 1)
POR	Maximum Differential Output Power, VFR+, VFR-	St.	15.3		dBm	$R_L = 600\Omega$

NOTE

^{1.} The 29C50A is designed to drive signals in excess of the maximum encoding level, which is 3.14 dBm for A-law and 3.17 for μ -law.



ANALOG INTERFACE, TRANSMIT CHANNEL

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _{BX}	Input Leakage Current, EBN1, EBN2, TG1		100		nA	-1.6V < VFX < 1.6V -1.6V < EBN1 < 1.6V
R _{IX1}	Input Resistance, VFX	2104	500	6.07	ΚΩ	-1.6V < EBN2 < 1.6V -1.6V < TG1 < 1.6V
R _{IX2}	Input Resistance, EBN1, EBN2, TG1	±0.15	10		МΩ	thewilliam Initial Milliwatt
TGmax	Max Transmit Gain Adjust	41.8		20	dB	OmWv Digital Williwatt
Vota	Max Output Voltage Swing TG2	1,571		±3.2	٧	$R_L \ge 10 \text{ K}\Omega$, (Note 1)
C _{LX}	Load Capacitance, TG2	6.17		20	pF	DmWAV Digital Milliwatt
R _{LX}	Load Resistance, TG2	10		100000	ΚΩ	international CITA

NOTE:

DISTORTION

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
SD _X SD _R	Signal to Distortion, μ or A-law Sinusoidal Input; CCITT G.714— Method 2 Half Channel	35 29 25	no A-lav nmable		dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DP _X DP _R	Single Frequency Distortion Products In Band (2nd or 3rd Harmonic Half Channel)	Тур	-50	-47	dB sker racking E	Input = 1.02 KHz 0 dBm0 AT&T Advisory #64 (3.8)
IMD ₁	Intermodulation Distortion, End to End Measurement	0		-35	dBm0	CCITT G.712(7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712(7.2)
sos	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712(6.1)
SIS	Spurious In Band Signals, End to End Measurement	T ni	4	-40	dBm0	CCITT G.712(9)
DAX	Transmit Absolute Group Delay	3	245	,- A7	μs	0 dBm0, 1.4 KHz Includes Delay Through A/D
D _{DX}	Transmit Differential Group Delay; Relative to D _{AX}		170 95 45 105	, — HR — MRV ,	μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz
D _{AR}	Receive Absolute Group Delay		140	bebn3-	μs	0 dBm0, 300 Hz Includes Delay Through D/A
D _{DR}	Receive Differential Group Delay; Relative to D _{AX}	+	35 35 95	egstl	μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz
0.0	3.3 clim AL = 60	H	125	iut Pow	μs μs	f = 2600-2800 Hz

^{1.} Transmit programmable gain must be set at -6 dB to encode this level without clipping.




NOISE (Primary Channel)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions	
N _{XC1}	Transmit Noise, C-Message Weighted	qy'	12	493	dBrnCO	TG1 = TG2	
N _{XP1}	Transmit Noise, Psophometrically Weighted		-78		dBm0p	TG1 = TG2	
N _{RC1}	Receive Noise, C-Message Weighted		10		dBrnCO	Unity Gain; Idle Code	
N _{RPI}	Receive Noise, Psophometrically Weighted	+	-80		dBm0p	Unity Gain; Idle Code	
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle Channel; 200 mV P-P Signal on V _{CC} DC to 50 KHz; (Note 1).	
PSRR ₂	V _{BB} Power Supply Rejection Transmit or Receive Channel	86.0	-35		dB	Idle Channel; 200 mV P-P Signal on V _{BB} DC to 50 KHz; (Note 1).	

CROSSTALK

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
CT _{TR}	Crosstalk, Transmit Voice to Receive Voice	and the same of th	-75		dB	Input = 0 dBm0, Unity Gain 1.02 KHz; Idle Code on SLD Voice Byte (Note 2)
CT _{RT}	Crosstalk, Receive Voice to Transmit Voice	a productive	-75	22222	dB	0 dBm0, 1.02 KHz Signal at SLD Receive Voice Byte; VFX = GNDA (Note 2)

Measured at SLD Voice bytes for transmit channel. Measured at VFR for receive channel.
 Feature control byte not used.



TRANSMIT VOICE FREQUENCY CHARACTERISTICS

TG1 = TG2, Transmit Programmable Gain = 6 dB

Symbol	So Param	eter	Min	Тур	Max	Units	Test Conditions	
GRX	Gain Relative to G					0 dBm0 Signal Input at VFX		
	16.67 Hz	dBm0p	-78		-30	dB	Transmit Noise,	Nxpt
	50 Hz				-25	dB	Psopnometral	
eiso	60 Hz	OOm8b	0.7		-22	dB	Receive Noise,	Naci
	200 Hz		-1.8		-0.125	dB	Weighted	
. ebc	300 to 3000 Hz	q0m8b	-0.125		+0.125	dB	Receive Noise,	Napı
	3300 Hz		-0.35		+0.03	dB	Psophometrical	
.9-9.Vm	3400 Hz	86	-0.70		-0.10	dB	Voo Power Supp	PSARI
. 01	4000 Hz				-14	dB	Transmit or Rec	
	4600 Hz and Abov	ve		4	-32	dB		





Figure 12. Transmit Voice Frequency Characteristics



RECEIVE VOICE FREQUENCY CHARACTERISTICS 2931 3944 749 2046 1734 31744 31

GSR = VFR-, Receive Programmable Gain = 0 dB

Symbol	Parameter	95	Min	Тур	Max	Units	Test Cond	itions
GRR	Gain Relative to G 1.02 KHz	ain at	08			09, SCI.	0 dBm0 Input	on SLD
	, Below 200 Hz	an	08		+0.125	dB	Rise, Fall Tim	QF]
	200 Hz		-0.5		+0.125	dB		95
	300 to 3000 Hz	en	-0.125	000	+0.125	dB	HIGS OF THE	APIO
	3300 Hz	611	-0.35	000	+0.03	dB	RIGS of JOS	FIFIKO
f stold) on	3400 Hz	en	-0.70	0	-0.1	dB	SCLIO STD C	00
	4000 Hz	en		00	-14	dB	Set-up Time,	- OS
	4600 Hz & Above	971		001	-30	dB	Hold Time St	





Figure 13. Receive Voice Frequency Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
T _{DC}	SCL Duty Cycle	25		75	%	interned tedpus
T _{RC}	Rise, Fall Times, SCL			50	ns	Gpg Gsin Relative to (
T _{RD}	Rise, Fall Times, SLD			50	ns	, Below 200 Hz
T _{DIRR}	SCL to SDIR Delay		7 2	+500	ns	200 to 2000 Hz
T _{DIRF}	SCL to SDIR Delay	-500		+500	ns	3800 Hz
T _{DD}	SCL to SLD Delay	0		200	ns	29C50A Transmitting (Note 1)
T _{SD}	Set-up Time, SLD to SCL	100			ns	29C50 Receiving
T _{HD}	Hold Time, SCL to SLD	100			ns	ayodA & sil C084
T _{HZ1}	SDIR to SLD Active	0		100	ns	Byte 1, Bit 1 29C50A Transmitting
T _{HZ2}	SCL to SLD High Impedance	0		100	ns	
T _{HZ3}	SCL to SLD Active	0	2008 2008 2008 2008 2008	100	ns	Channel A or B, Feature Control, Signaling as Appropriate (Channel A/B
	3000 mg /	SHOOF SALES	200 Hs			Operation)
T _{SS}	Set-up Time, Signaling Inputs to SLD Byte #3, Bit 0	0 1			μs	35,0,1-
T _{HS}	Hold Time, SLD Byte 4 Bit 7 for all Signaling Inputs	1			μs	
T _{DS}	Delay SLD Byte 5 to Signaling Outputs		بردند	11	μs	3.6 41111111


Figure 13. Receive Voice Frequency Characteristics

NOTE: 1. In cases where the T_{DIRF} is positive, T_{DD} is to be measured from the SDIR edge.


TIMING PARAMETERS



SIGNALING TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM





IATC 29C51 FEATURE CONTROL COMBO

- External and User Programmable Transmit and Receive Gain
- Programmable Internal and External Hybrid Balance Network Select
- Programmable Analog, Digital, and Subscriber Loopback
- Programmable µ/A-Law Select
- **■** Flexible Signaling Interface
- Secondary Analog Channel
- **■** Three-Party Conferencing
- **Low Power Consumption**

The Intel iATC 29C51 Feature Control Combo is an advanced user-programmable, fully integrated PCM Codec with transmit/receive filters fabricated in CHMOS technology. This technology allows the 29C51 to realize the same excellent transmission performance as in the Intel 2913/2914 combo while achieving the low power consumption typical of CMOS circuits.

The 29C51 Feature Control Combo supports the analog subscriber with a variety of added per-line features to the normal BORSCHT functions associated with the analog line circuit. Some of these features include secondary analog channels, programmable transmit and receive gain, on-chip or custom hybrid balancing network selection, a flexible signaling interface, and programmable μ or A-law conversions.

The 29C51 is intended for use with the 2952 Integrated Line Card Controller in digital switching environments. These components allow the system transmit and receive backplane highways to operate at different frequencies from that of the subscriber interface data channels. The 2952 handles the transfer of primary voice, secondary analog data, feature control, and signaling information between the backplane and up to 8 29C51's.




Figure 1. Pin Configuration






Figure 2. Block Diagram



Table 1. Pin Description

Symbol	Function								
Vcc	Most positive supply; input voltage is +5V ±5%.								
V _{BB}	Most negative supply; input voltage is −5V ±5%.								
GNDA	Analog ground return line. Not internally connected to GNDD.								
GNDD	Digital ground return line. Not internally connected to GNDA.								
VFX	Analog voice input to transmit channel.								
TG1	Inverting input to transmit gain adjusting op-amp. Feedback point for external gain adjusting resistor network up to 10 $\rm K\Omega$.								
TG2	Output of the transmit gain adjusting op-amp. Will drive external gain adjusting resistor network up to 10 $\mathrm{K}\Omega$.								
VFR+	Non-inverting output of the power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.								
VFR-	Inverting output of power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.								
GSR	Input to receive gain setting circuit. An external resistor network connected between VFR $-$ and VFR $+$, and GSR sets the receive channel gain from 0 dB to -9.54 dB. Connecting GSR to GNDA will set the gain at -6.02 dB.								
EBN1	Input for the first external balance network.								
EBN2	Input for the second external balance network.								
SAI1	First secondary analog input, also the non-inverting input if differential secondary analog input mode is selected.								
SAI2	Second secondary analog input, also the inverting input if differential secondary analog input mode is selected.								
SAO	Secondary analog output, capable of driving loads of at least 10 KΩ.								
SCL	Subscriber clock. Supplied by the 2952 line card controller, this is a 512 KHz, 50% or 33% duty cycle clock. Input will accept TTL levels.								
SDIR	Subscriber direction signal and frame sync. When high, SLD becomes an input and data is transferred from the 2952 to the 29C51. When low, the output buffer on the 29C51 SLD pin is enabled and data is transferred from the 29C51 to the 2952. Input will accept TTL levels.								
SLD	Subscriberline data link. A 512 Kbps bi-directional serial data port, which is clocked by SCL. SLD becomes a TTL compatible input when SDIR is high and an output capable of driving one TTL load when SDIR is low.								
SIGX1 SIGX2 SIGX3	Transmit signaling inputs. Data present at SIGX(n) is latched by an internal signal preceding the falling edge of SDIR and is serially transferred on SLD during the transmit signaling byte. TTL compatible.								
SIGR1 SIGR2 SIGR3	Receive signaling outputs. Data received serially on SLD during the receive signaling byte is latched on these outputs during the following byte. Capable of driving one TTL load.								
SIGA SIGB SIGC SIGD	Programmable signaling pins. If the appropriate bit in the feature control memory is set high (either SIGDA, SIGDB, SIGDC, or SIGDD), the corresponding pin will become a receive signaling output, like SIGR(n). If the bit in the feature control memory is set low, the corresponding pin will become a transmit signaling input, like SIGX(n). Inputs will accept TTL level inputs, and outputs can drive one TTL load.								

FUNCTIONAL DESCRIPTION

The 29C51 is a combined channel filter and PCM codec for use on analog line interface circuit boards in a digital telecommunications switching system. This device resides between the circuitry which provides the "BORSHT" functions for a given line, and the shared line card controller (LCC). It provides the transmit and receive voice-path filtering and companded analog-to-digital and digital-to-analog conversions necessary to interface a full duplex (4-

wire) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.

There are 10 signaling channels available on the 29C51 configured as three transmit, three receive, and four programmable for either direction. In addition, the 29C51 supports two secondary analog inputs and one secondary analog output. The 29C51 can alternatively use the secondary analog data received from the SLD interface to support three-party conferencing on chip.




Figure 3. Analog Linecard



SLD Interface will be anodolest color (salw

The 29C51 is intended for use with the 2952 Line Card Controller which manages the transfer of all voice, feature control and signaling data to and from the Feature Control Combo and the system backplane. The interface between the two consists of just three leads, two of which are clock signals and the third a unique serial bus for communication. Up to eight 29C51 Feature Control Combos per line card can be controlled by one 2952, all sharing common clock signals, SCL and SDIR.

The subscriber direction (SDIR) lead provides an 8 KHz signal which divides each frame into transmit and receive halves. During the first half when SDIR is high (RCV half-cycle), data is transmitted from the 2952 to the 29C51 and in the second (XMIT half-cycle) transfer is from the 29C51 back to the 2952. Frame synchronization and all internal timing for the digital circuitry is derived from the rising edge of the SDIR signal.

The subscriber clock (SCL) input generated by the 2952 is a fixed 512 KHz clock signal allowing 64 bits (8 bytes) of data to be transferred on the SLD lead

during each 125 μ s frame. Depending on 2952 master clock frequency, the SCL duty cycle can be either 50% or 33%.

The subscriber line data link (SLD) is a bidirectional serial bus that transfers eight bytes of serial data to and from the 29C51 each frame. During the first half of each frame, RCV channel information is transferred to the 29C51 in four bytes consisting of voice, secondary analog, feature control, and signaling information. Similarly during the second half-cycle, four bytes of XMIT channel information are sent to the 2952. The MSB (bit 7) of each byte is sent first on the SLD. After the last valid signaling bit is transmitted to the 2952, the bus is placed in a high impedance state for at least one SCL clock cycle to prevent data contention on the bus. (See FCB #6—Signaling Register)

Upon power supply application and clocks SCL and SDIR applied, the 29C51 will automatically enter the power down state. During the transmit half-cycle (29C51 talking to the 2952) a code of all ones will be sent to the controller during the A and B bytes.




Figure 4. 29C51/2952 Interface



TRANSMIT AND RECEIVE OPERATION

Transmit Filter

A low pass anti-aliasing section is included on chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 specification and the CCITT G.714 recommendation. The 29C51 specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 10.

A high pass section configuration rejects low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Gain of up to 20 dB can be set without degrading the performance of the filter.

Encoding

The output of the transmit filter is internally sampled by the encoder and held on an internal sample and hold capacitor. DC offset is corrected by an on-chip auto zero circuit. The signal is then encoded and presented as PCM data on the SLD lead on the first 8 bits of the XMIT half-frame (fifth byte). Secondary analog input signals are routed directly to the encoder and output in the sixth byte on the SLD.

Decoding

The PCM words received on the SLD are demultiplexed and sent to the decoder. The decoded value is held on an internal sample and hold capacitor. If the secondary analog channel is being used, the PCM word received in the second byte on the SLD is decoded, then held on another sample and hold capacitor before appearing on the secondary analog output (SAO). If, however, conferencing has been selected, the two converted signals will be added and subsequently passed to the receive filter.

Receive Filter

The receive section of the filter provides a passband flatness and stopband rejection which fulfills the

AT&T D3/D4 specification and the CCITT G.714 recommendation. The receive filter transfer characteristics and specifications will be within the limits shown in Figure 11.

GENERAL OPERATION Mamorine bollomari as

External Gain Setting

Both transmit and receive gain levels are factory trimmed, but can be modified by external resistors during line card assembly. The value of transmit gain is adjusted by connecting resistors RT1 and RT2 (See Figure 5) at the two external gain setting control pins, TG1 and TG2. These two pins are the input and output of an on-board gain amplifier stage, and the resistors provide the necessary input and feedback for gain control. The value of external gain is given by:

$$A = 1 + RT1/RT2$$

For unity gain, pins TG1 and TG2 are tied together. A DC path must be provided for TG1. Similarly, for the receive section, external resistors RR1 and RR2 at pins VFR+, GSR, and VFR- set the external gain given by:

$$A = (RR1 + RR2)/(RR1 + 3RR2)$$

A value greater than 10 K Ω and less than 100 K Ω for R1 + R2 is recommended. The output is capable of driving loads of 300 Ω single ended or 600 Ω differentially.

Three additional gain settings of 0 dB, -6 dB and -9.54 dB can be realized without using any external components by strapping pin GSR to VFR –, GNDA, and VFR +, respectively.




Figure 5. External Gain Connections



Hybrid Balancing Network

The 2- to 4-wire conversion necessary for subscriber interface is partially integrated on-chip. Network line balancing needed to minimize the trans-hybrid loss from the receive to transmit direction analog signals is handled internally. The three internal networks shown in Figure 7 may be selected by programming the appropriate feature control byte. These networks are integrated in a switched capacitor configuration and have single pole-zero characteristics in the 200 Hz to 3200 Hz range. They were chosen to serve a wide base of U.S. and European requirements, and can be used as standard line balancing networks or as test networks.






Figure 6. External Balance Network and Interpolation Configuration








Figure 8. Typical External Balance Networks and Complex Impedance Plot

Additionally, the user may apply two external balance networks to accommodate varying subscriber loop characteristics (See Figure 6 for external connections). Presumably, these two networks can represent the two extremes of line conditions in different applications such as long or short loops and loaded or unloaded lines. To serve typical lines with characteristics in between the two extremes, the interpolation capability provides a weighted average of the network frequency characteristics. If the external network at EBN1 produces a transfer function H1(f) = ZB1 (Zo + ZB1) and the network at EBN2 produces H2(f) = ZB2 (Zo + ZB2), the balance signal can be programmed to have the transfer function H(f):

$$H(f) = \alpha H1(f) + (1-\alpha) H2(f)$$

Where " α " is the interpolation coefficient programmed to have any of the five values of 0, 0.25, 0.50, 0.75, or 1.0. Figure 6 displays how the subtraction of the coupling signal is implemented inside the device.

As an example, the two external networks shown in Figure 8 represent typical hybrid balance networks for loaded (ZB1) and unloaded (ZB2) analog loops. The graph in Figure 8 shows the real and imaginary components of the equivalent impedance of these two networks as a function of frequency and the interpolation coefficient. A DC path must be provided at EBN1 and EBN2 when in use.

Secondary Analog Channel/ Conferencing

The 29C51 offers two simultaneous unfiltered information channels beyond the primary channel. Narrow band analog signals can be supplied for such applications as telemetry, teleconferencing, remote loop testing, or various control uses.

The secondary analog channel is accessed through two inputs, SAI1 and SAI2, sampled either single ended or differentially. A DC path must be provided at SAI1 and SAI2 when in use. The unfiltered secondary analog output, SAO, is a stair-step signal with the inherent sinx/x frequency rolloff following D/A conversion.

To allow three-party conferencing, the third party voice information can be transmitted and received during the data bytes carrying the secondary analog channel information. The primary and secondary voice signals are held on separate internal capacitors following D/A conversion, then passed through a -3 dB attenuator and summed together. The combined signal is smoothed in the receive filter and passed onto the output power amplifier.

THE REAL PROPERTY.

Voltage references are generated on-chip and are trimmed during the manufacturing process. Separate references are supplied for both the transmit and receive sections of the chip, each trimmed independently. These references determine the gain and dynamic range of the device and provide the user a significant margin for error in other board components.

PROGRAMMABLE FEATURES

The 29C51 is configured by the 2952 line card controller by a set of six feature control bytes (FCB). These bytes of information are stored in internal registers which are serially multiplexed to and from the SLD interface in the third and seventh byte locations. The first two bits of each byte consist of a multiframe synchronization and write enable code. The framing bit (bit 7, MSB) establishes the beginning of a feature control frame when set to a logical zero, and increments the feature control counter when set to one. The second (bit 6) enables the writing to the 29C51 when it is the logical complement of the framing bit.

When writing new feature control information to the 29C51, the first byte should contain a framing (F) and write enable (WE) header of 01 (F = 0 and WE = 1). This designates a new frame of information to transfer. The subsequent bytes should each have F = 1 to advance the counter, and WE = 0 to enable the write operation.

The controller can also request to verify the feature control register contents by sending a 00 or 11 at the beginning of the byte to be read. To read the first byte, a 00 F/WE code should be sent while each subsequent byte should have a 11 header. An internal six-stage counter is set on the first byte verified then incremented once each 125 μs frame. It is reset only upon detection of a 01 or 00 F/WE. Once the counter is greater than six, neither read nor write modes may be selected by sending the 29C51 a 11 framing and write enable code. The 29C51 will then echo in byte 7 the data it received in byte 3.

FCB # 1—Power Up/Down, Loop Back Mode, μ/A-Law Select Register

POWER UP AND DOWN

The 29C51 can be instructed to go into the power down or standby mode for reduced power consump-

mary voice and secondary data signals. A code of all ones will be output in the voice and data bytes on the SLD. Signaling and feature control information will continue to be processed to allow the 29C51 to be read or reprogrammed, and to allow the backplane to monitor the subscriber line.


The 2952 can change the state of the feature control combo from standby to active by sending the first feature control byte only. All other register contents will be preserved during power down provided the power supplies remain connected.

LOOP BACK MODE SELECT

Three modes of remote testing are incorporated in the 29C51 and can be selected by appropriate coding in this register. The loopback features allow a number of tests to be performed to determine line quality and balancing. These include digital loop back, analog loop back, and subscriber loop back.

In the digital loopback mode, the combo retransmits the PCM words it receives in the voice and data bytes of the SLD back to the line card controller in the same frame. This feature allows path verification and testing of the circuit up to the slave device.

When the analog loopback mode is selected, the analog output VFR+ is internally connected to the analog input VFX. This feature allows functional testing of the combo as well as gain adjustment. The secondary analog channel is unaffected during this operation.




In the third test mode, subscriber loopback, the digital output of the A/D converter is internally connected to the input of the D/A converter. The analog signal input to VFX is sent through the transmit filter, encoded, then decoded, filtered and output to VFR+ and VFR-. This mode is used primarily for simplifying analog to analog testing from the subscriber side of the line card. If the secondary analog inputs and output are being used, they will be looped back in the same manner.

CONVERSION LAWS

The 29C51 can be selected for either μ -law or A-law operations. A user can select either conversion law by assigning the corresponding bit. A logical 1 in bit 1 would select μ -law while a logical 0 would select A-law conversions. Both conversions follow CCITT recommendation G.711.

FCB #2—Receive Programmable Gain Register

The receive gain levels can be adjusted by applying external resistors as mentioned earlier, or by selective programming of this register. A range from 0 dB to -12 dB in 0.5 dB increments can be realized for the receive channel.




FCB #3—Secondary Analog Channel Register

SECONDARY ANALOG INPUTS AND OUTPUTS

The two inputs to the secondary analog channel, SAI1 and SAI2, can be programmed to be encoded either single ended or differentially. An analog signal applied at the selected input may be encoded once every 125 μ s in addition to the primary voice channel. Alternatively, both SAI1 and SAI2 may be se-


lected in which case each signal would be encoded in alternating frames at an effective sampling rate of 4 KHz. The LSB of the encoded word would toggle between 0 and 1 to designate which input it was encoded from. A "1" in the LSB represents SAI1 and a "0" for SAI2. The two inputs may also be used in a differential mode, resulting in SAI2 subtracted from SAI1.

The receive section of the secondary analog channel can be programmed to direct the data byte output onto SAO, or to add the analog signal to the primary voice channel for conferencing.



FCB #4—Transmit Programmable Gain Register

The gain setting of the transmit section of the chip operates in the same manner as the receive gain register. A 12 dB range from -6.0 dB to +6.0 dB in 0.5 dB increments is available.





FCB #5—Balance Network Select and Gain Register


BALANCE NETWORKS

The 29C51 offers a choice of internal or external hybrid balancing. Externally, two balance networks connected to pins EBN1 and EBN2 can be used independently, or as a weighted average of the two. The weighting factor, or interpolation coefficient, can range from 0 to 1 in steps of 0.25. Setting "a" to be 1 or 0 results in selecting either EBN1 or EBN2 respectively.

Three additional balance network configurations consisting of either a series or parallel RC circuit are located internal to the device. (See Figure 7).


GAIN SETTING

An additional 6 dB gain in the balance signal path can be realized by coding this bit with a logical one. A logical zero provides unity gain.



FCB #6—Signaling Register

Four pins are provided on the 29C51 to be used as selectable transmit or receive signaling inputs. A code of one in the respective bit commits the pin to receive signal information and a zero to transmit. The signaling field format as it appears on the SLD bus is shown in Figure 9 for the 29C51. R1, R2 and R3 correspond to signaling information received on SIGR1, SIGR2, and SIGR3 respectively. Similarly, programmable pins SIGA, SIGB, SIGC, SIGD, and transmit pins SIGX1, SIGX2, and SIGX3 are coded into the bit location as shown below. Bit L28 must be set to 1 for the 29C51.






Figure 9. Signaling Field Format



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	10°C to +80°C
Storage Temperature	-65°C to +150°C
All Input and Output Voltages with Respect to V _{BB}	0.3V to +13V
All Input and Output Voltages with Respect to V _{CC}	13V to +0.3V

Power Dissipation1.35W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A=0^{\circ}\text{C}$ to 70°C, $V_{CC}=+5\text{V}\pm5\%$, $V_{BB}=-5\text{V}\pm5\%$; SCL (50% duty), SDIR, SLD applied GNDD = 0V, GNDA = 0V. Typical values are for $T_A=25^{\circ}\text{C}$ and nominal power supply values.

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
IIL Steps III	Input Leakage Current		Of ±	±10	γ.μΑοολ	$V_{BB} \le V_{IN} \le V_{CC}$
VIL	Input Low Voltage	-0.3		0.8	V	AIN TRACKING
VIH	Input High Voltage	2.2	HSO J	Vcc	2 KVz, TO	aterianos level = 0 dBm0 at 1.0
VOL	Output Low Voltage	EU THEAD	DRE FUE	0.4	V	$I_{OL} \ge -1.6$ mA, 1 TTL Load
V _{OH}	Output High Voltage	2.4	PV -	131200	V	I _{OH} ≤ 50 μA, 1 TTL Load

POWER DISSIPATION


			A Line of the second of the se					
Symbol	Parameter 8.0±	Min	Тур	Max	Units	Test Conditions		
ICCL	V _{CC} Operating Current		9		mA	RCV Signaling Byte = 0		
I _{BBL}	V _{BB} Operating Current	HAGMO	9	A YNAM	mA	RCV Signaling Byte = 0		
Icco	V _{CC} Standby Current		0.8	Charles .	mA	Symbol Pal		
I _{BBO}	V _{BB} Standby Current		0.8	1 00 10	mA	*OSH1 Single Ended		
P _{D0}	Standby Power Dissipation	X I	8	,-144\	mW	Vosing Output Offset,		
P _{D1}	Operating Power Dissipation		90	erra, a	mW	Chiefendel		

A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

TG1 = TG2, Transmit Programmable Gain = 6 dB; GSR = VFR-, Receive Programmable Gain = 0 dB

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response Tolerance		±0.15		dB	Signal Input of 0 dBm0 f = 1.02 KHz
DmW	Digital Milliwatt Response Tolerance		±0.15		dB	f = 1.02 KHz
DmW_{\muV}	Digital Milliwatt Response VFR+, μ-law		6.14 1.571		dBm Vrms	VFR + Single-Ended Output $R_L = 600\Omega$, $f = 1.02$ KHz



A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS (Continued)

TG1 = TG2, Transmit Programmable Gain = 6 dB; GSR = VFR-, Receive Programmable Gain = 0 dB

GAIN AND DYNAMIC RANGE (Continued)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
DmW _{AV}	Digital Milliwatt Response VFR+, A-law	กอ่ง eoo	6.17 1.576	of VE	dBm Vrms	VFR + Single-Ended Output $R_L = 600\Omega$, $f = 1.02$ KHz
DmW _{µs}	Digital Milliwatt Response at SAO, μ-law	eixe	1.532	e of V8	Vrms	No Load; No Sin x/x Correction; f = 1.02 KHz
DmW _{AS}	Digital Milliwatt Response at SAO, A-law		1.537	*****	Vrms	No Load; No Sin x/x Correction; f = 1.02 KHz
OTLP _μ X	Zero Transmission Level Point Transmit Channel (0 dBm0)	0.103	0.116 0.785		dBm Vrms	μ -law, R _L = 600Ω Referenced to 600Ω
OTLPAX	Zero Transmission Level Point Transmit Channel (0 dBm0)	Snine	0.149 0.788	- 25	dBm Vrms	A-law, $R_L = 600\Omega$ Referenced to 600Ω
OTLP _{µs}	Zero Transmission Level Point SAO		1.571		Vrms	μ -law, Referenced to 600 Ω
OTLPAS	Zero Transmission Level Point SAO	4	1.576	niM	Vrms	A-law, Referenced to 600Ω
ΔG_p	Programmable Gain Accuracy		±10	Park	dB	f = 1.02 KHz for All Steps

GAIN TRACKING

Reference level = 0 dBm0 at 1.02 KHz, TG1 = TG2, GSR = VFR -, Transmit Programmable Gain = 6 dB, Receive Programmable Gain = 0 dB, AT&T PUB43801 and CCITT G.714-Method 2

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GT _T	Transmit Gain Tracking Error Sinusoidal Input; μ- or A-law			±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT _R	Receive Gain Tracking Error Sinusoidal Input; μ- or A-law	qyT	DA120	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0

ANALOG INTERFACE, RECEIVE PRIMARY AND SECONDARY CHANNELS

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
V _{OSR1}	Output Offset, VFR+ or VFR-, Single Ended	8.0	50	ine	Vm ndby Cun	Relative to GNDA
V _{OSR2}	Output Offset, VFR+ to VFR-, Differential	8	75	noitsqiaa	mV 9	Poo Standby
CLR	Load Capacitance, VFR+, VFR-	00		100	pF	
V _{OR1}	Max Output Voltage Swing Across R _L , VFR+, VFR-, Single-Ended Connection	SION P	±3.2	AST-E	Vp	R _L ≥ 300Ω (Note 1)
V _{OR2}	Max Differential Output Voltage Swing, VFR+, VFR-	COLUMB TO	±6.4	Digitals	Vp	$R_L \ge 600\Omega$ (Note 1)
POR	Differential Output Power, VFR+, VFR-	- T	15.3	100	dBm	$R_L = 600\Omega$
RORS	Output Resistance, SAO		25		Ω	
Vosa	Output Offset, SAO	W-1	50	ocitode	mV	Anabounia Wini
CLRS	Load Capacitance, SAO			20	pF	
RLRS	Load Resistance, SAO	10		DELIGI	ΚΩ	Mill Digital Mill
VORS	Output Voltage Swing, SAO	±3.2			Vp	$R_L \ge 10 \text{ K}\Omega$

NOTE:

^{1.} The 29C51 is designed to drive signals in excess of the maximum encoding level, which is 3.14 dBm for A-law and 3.17 for μ -law.



ANALOG INTERFACE, TRANSMIT PRIMARY AND SECONDARY CHANNELS (1800) 12000

Symbol	Parameter XXIII	Min	Тур	Max	Units	Test Conditions
I _{BX}	Input Leakage Current, EBN1, EBN2, TG1	12	100	эрва	eMnA ea	-1.6V <vfx<1.6v -1.6V<ebn1<1.6v< td=""></ebn1<1.6v<></vfx<1.6v
R _{IX1}	Input Resistance, VFX	-76	100	ometrical	ĸΩ	-1.6V < EBN2 < 1.6V -1.6V < TG1 < 1.6V
R _{IX2}	Input Resistance, EBN1, EBN2,		10		MΩ	Weighted
e Code	TG10 Vinu COm8b	91		sage	se, C-Mes	Nacr Receive No.
CMRRs	Common Mode Rejection, SAI1,		40		dB	Differential SAI Mode
- ebo0 e	SAI2 vinU gOmSb	08-		Indition	se, Psoph	Napy Receive Noi
TGmax	Max Transmit Gain Adjust			20	dB	Weighted
Vota	Max Output Voltage Swing TG2	88-		±3.2	es Viqui	$R_L \ge 10 \text{ K}\Omega$, (Note 1)
C _{LX}	Load Capacitance, TG2			20	pF	1.12.281.613911
RLX	Load Resistance, TG2	10		noitoe	ΚΩ	PSRRs Vee Power S

NOTE:

DISTORTION (Primary Channel)

Symbol	Brid Sea T Parameter U X8M	Min	Тур	Max	Units	Test Conditions
SD _X	Signal to Distortion, μ or A-law Sinusoidal Input; CCITT G.714— Method 2 Half Channel	35 29 25		Voice	dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DP _X DP _R	Single Frequency Distortion Products In Band (2nd or 3rd Harmonic Half Channel)	av-	-50	-47	dB Primary y Voice	Input = 1.02 KHz 0dBm0 AT&T Advisory #64 (3.8)
IMD ₁	Intermodulation Distortion, End to End Measurement	0		-35	dBm0	CCITT G.712(7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement	-70		-49	dBm0	CCITT G.712(7.2)
sos	Spurious Out of Band Signals, End to End Measurement	07-		-25	dBm0	CCITT G.712(6.1)
SIS	Spurious In Band Signals, End to End Measurement			-40	dBm0	CCITT G.712(9)
D _{AX}	Transmit Absolute Group Delay	graV to be	245	channel	μs	0 dBm0, 1.4 KHz Includes Delay Through A/D
D _{DX}	Transmit Differential Group Delay; Relative to DAX		170 95 45 105		μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz
D _{AR}	Receive Absolute Group Delay		125		μs	0 dBm0, 300 Hz Includes Delay Through D/A
D _{DR}	Receive Differential Group Delay; Relative to DAR		35 35 95 125		μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz

^{1.} Transmit programmable gain must be set at -6 dB to encode this level without clipping.

Symbol	Parameter XAM	Min	Тур	Max	Units	Test Conditions
NxC1	Transmit Noise, C-Message Weighted	100	12	,rus	dBrnCO	TG1 = TG2
N _{XP1}	Transmit Noise, Psophometrically Weighted	001	-78	SM83	dBmOp	TG1 = TG2
N _{RC1}	Receive Noise, C-Message Weighted	40	10	HAS.	dBrnCO	Unity Gain; Idle Code
N _{RP1}	Receive Noise, Psophometrically Weighted		-80		dBmOp	Unity Gain; Idle Code
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive Channel		-35	SOT B	otte dB swin	Idle Channel; 200 mV P-F Signal on V _{CC} DC to 50 KHz; (Note 1).
PSRR ₂	V _{BB} Power Supply Rejection Transmit or Receive Channel	il airit ohi	-35	h 8- 16	dB day	Idle Channel; 200 mV P-F Signal on V _{BB} DC to 50 KHz; (Note 1).

CROSSTALK

Symbol	Abno 2 red Parameter 10 x8M	Min	Тур	Max	Units	Test Conditions
CTTR	Crosstalk, Transmit Primary Voice to Receive Primary Voice		-75 88 88	law 714—	A dB n	Input = 0 dBm0, Unity Gain 1.02 KHz; Idle Code on SLD Voice and Data Bytes
0m8b0	-47 dB (ne)4 = 1.02 KHz	-50		6	Distortio	(Note 2)
CT _{RT}	Crosstalk, Receive Primary Voice to Transmit Primary Voice		-75	bi	dB	0 dBm0, 1.02 KHz Signal at SLD Receive Voice Byte;
	-35 dBm0 CCITT G,712(7.1)			End to	noihotai	VFX = GNDA; Secondary Channels Off (Note 2)
CT _{ST}	Crosstalk, Transmit Secondary Channels to Transmit Primary Voice		-70	End to	dB	SAI = 0 dBm0, 1.02 KHz; VFX = GNDA Idle Code on SLD Voice and Data Bytes
CT _{SR}	Crosstalk, Receive Secondary Channel to Receive Primary Voice		-70	,612,	dB	0 dBm0, 1.02 KHz at SLD Data Byte VFX = SAI =
	-40 d8m0 COITT G.712(9)			of bnE	Signals,	GNDA ON ON ON

NOTE:

1. Measured at SLD Voice bytes for transmit channel. Measured at $V_{\text{FR}}+$ for receive channel. 2. Feature control byte not used.



TRANSMIT VOICE FREQUENCY CHARACTERISTICS TRANSMIT VOMENDERS SOLOW SYSTEMS

Symbol	noo feet Pa	ramete	er xsM	Min	Тур	Max	Units	Test Conditions
GRX	Gain Relative	to Gair	at 1.02 KHz			.02 KHz.	Sain at	0 dBm0 Signal Input at VFX
	16.67 Hz	Sb	+0.125			-30	dB	Below 200 Hz
	50 Hz	Bb	+0.125	1.8	0-	-25	dB	200 Hz
	60 Hz	815	+0.125	25	0-	-22	dB	300 to 3000 Hz.
	200 Hz	8b	+0.03	-1.8	0-	-0.125	dB	3300 Hz
	300 to 3000 H	z 8b	1.0-	-0.125	0-	+0.125	dB	3400 Hz
	3300 Hz	ab:	1/21-	-0.35		+0.03	dB	4000 HZ
	3400 Hz	8b	08-	-0.70		-0.10	dB	4600 Hz and Abo
	4000 Hz					-14	dB	
	4600 Hz and A	Above				-32	dB	




Figure 10. Transmit Voice Frequency Characteristics



RECEIVE VOICE FREQUENCY CHARACTERISTICS TRANSPORTED AND VOMBUDGES SOLOV TIMOMART

GSR = VFR-, Receive Programmable Gain = 0 dB

Symbol	Paran	neter		Min	Тур	Max	Units	Test Conditions
GRR	Gain Relative to	Gain at	1.02 KHz			et 1.02 KH	nia@ ot	0 dBm0 Input on SLD
	Below 200 Hz	Bh	-30			+0.125	dB	16.67.12
	200 Hz	-86	-25	-0.5		+0.125	dB	50 Hz
	300 to 3000 Hz	Bb	188-	-0.125		+0.125	dB	sH 08
	3300 Hz	85	-0.125	-0.35		+0.03	dB	200 Hz
	3400 Hz	86	+0.125	-0.70	0-	-0.1	dB	300 to 3000
	4000 HZ	£b	+0.03	35	0	-14	dB	3300 Hz
	4600 Hz and Abo	ve	-010-	70	0-1	-30	dB	3400 Hz




Figure 11. Receive Voice Frequency Characteristics



A.C. CHARACTERISTICS—TIMING PARAMETERS


Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
T _{DC}	SCL Duty Cycle	25	A	75	%	N PA PA
T _{RC}	Rise, Fall Times, SCL	and the same		50	ns	249 SAUCE
T _{RD}	Rise, Fall Times, SLD		039,	50	ns	des I sign
TDIRR	SCL to SDIR Rising Edge	-500	and two	500	ns	310
TDIRF	SCL to SDIR Falling Edge Delay	-500		500	ns	
T _{DD}	SCL to SLD Delay	0		200	ns	29C51 Transmitting (Note 1)
T _{SD}	Set-up Time, SLD to SCL	100			ns	29C51 Receiving
T _{HD}	Hold Time, SCL to SLD	100			ns	STIME STEAMS
T _{HZ1}	SDIR to SLD Active	1 O TYB		100	ns	Byte 1, Bit 1 29C51 Transmitting
T _{HZ2}	SCL to SLD High Impedence	0	There	100	ns	After last SIGX Bit
T _{SS}	Set-up Time, Signaling Inputs to SLD Byte #3, Bit 0	21 — Тиос Х	0610		μS	21144
T _{HS}	Hold Time, SLD Byte 4 Bit 7 for all Signaling Inputs	1			μs	
T _{DS}	Delay SLD Byte 5 to Signaling Outputs	,		1	μs	2101100

NOTE:


^{1.} In cases where T_{DIRF} is positive, T_{DD} is measured from the SDIR edges.




TIMING PARAMETERS



SIGNALING TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



INTEGRATED LINE CARD CONTROLLER

- Provides Complete Backplane Interface for 8 to 16 Subscribers
- **Performs All Timeslot Assignments**
- 2 Full-Duplex, Serial TDM Highways
- Serial, Bidirectional Packetized Highway for Signaling Control
- Standard MCS® µP Interface with Two Channel DMA and Interrupt
- Implements HDLC Protocol to
 Guarantee Integrity of All Signaling and
 Control Information
- Supports Four Control Options Local or Global Microprocessor Direct or Interleaved HDLC Control
- Designed for 24, 32, 48 or 64 Timeslot Systems
- Common Backplane Interface Supports ISDN Upgradability

The Intel iATC 2952 Line Card Controller (LCC) is a special purpose I/O controller optimized for use in all types of telecommunication switching systems. The 2952 is intended for use with up to sixteen subscriber devices in both analog and digital line circuits. It is also useful as a general purpose I/O controller for other applications.

The 2952 represents the continuation of a trend to intelligent flexible line cards. With its modular design, the 2952 provides a graceful upgrade path from analog line circuits to an all digital system. Analog line board density can be greatly increased using the LCC with the 29C51, 29C50A, or 29C48 Feature Control Combos. The 2952 handles the transfer of voice, data, feature control, and signaling information between the backplane and up to 8 29C51's, 16 29C50A's, or 16 29C48's. The 2952 will interface with and control all Intel SLD compatible slave devices. The 2952 emphasizes highly serial interfaces, thus reducing the number of digital interconnections both to the subscriber device and to the backplane.




Figure 1. Pin Configuration






Figure 2. 2952 Block Diagram

Table 1. Pin Description

Symbol	Pin No.	Function
GNDD	20	GROUND: 0V.
Vcc	31	MOST POSITIVE SUPPLY: Input voltage is +5V ±5%.
SLD0-7	37-40 1-4	SUBSCRIBER DATA LINK: There are eight bidirectional pins that transfer serial information between the 2952 and the subscriber devices (e.g. 29C51).
SCL	12	SUBSCRIBER CLOCK: This is a 512 KHz signal generated by the 2952 with 50% or 33% duty cycle clock. Can be connected up to 8 slave devices.
SGS/DMIR	13	SIGNALING STROBE: Can be used to strobe signaling bits or voice bytes for enabling external logic. In the DMA mode DMIR functions as DMA input request for HDLC.
SDIR/DMOR	14	SUBSCRIBER DIRECTION: This is an 8 KHz signal generated by the 2952 to serve as both a direction indicator and a slave frame sync. When high, the SLD bus becomes an output and data is transferred from the 2952 to the slave. When low, the output buffer on the slave SLD pin is enabled and data is transferred from the slave to the 2952. In the DMA mode, DMOR functions as DMA output request for HDLC.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Function	Function	Pin No.	Symbol				
erit a	basio 81 ing for rats determine PCM highways	2952 to accept commoved cycle, or to transmit of	les RD or WR. A low level nands or data from a mice lata during a read cycle. hould be connected to G	roprocessor within When no local μF	n a write				
ALE less s	emal e1 cuitry slock cycles w	input signal, data on	NABLE: (Active high inposed particular (ACTIVE HIGH INPOSED INPOSED INPOSED IN ACTIVE HIGH	ne selected regist	er. When				
RD It not along lis	ec22 refe	from selected registe	tive low input.) When input on to μP bus. When no sted to GNDD.	local µP is conne					
AD(0-7)	23-30	data between the µP	NS: Standard μP bus use and internal registers of que ID is hardwired on pi	the 2952. When r					
WR	26 s a fixed 512	high, data on pins AD	ctive low input.) When \overline{W} (0–7) are latched into the d, this pin should be connected.	e selected registe					
DACKO DACK1	33 34	and DACK1 is used for	GE: DACKO is used to acor DMA input. When no lowire mode information.	ocal µP is connec					
INT bellen	35	INTERRUPT REQUE	ST: A standard µP interr	upt, with active lo	w output.				
DR1 one tir	renert 5 int e	RECEIVE PCM HIGH at this interface.	IWAY 1: Serial words are	e received on PCN	/ highway 1				
DR0	6	RECEIVE PCM HIGH at this interface.	HWAY 0: Serial words are	e received on PCN	/ highway 0				
DX1 and brid		TRANSMIT PCM HIC highway 1 at this inte	GHWAY 1: Serial words a rface.	are transmitted on	to PCM				
DX1E	8	buffers to drive signa	GHWAY 1 ENABLE: Use Is onto the PCM highway ng onto PCM highway 1.						
DX0	9	TRANSMIT PCM HIC highway 0 at this inte	GHWAY 0: Serial words a rface.	are transmitted on	to PCM				
DX0E	10	buffers to drive signa	GHWAY 0 ENABLE: Use Is onto the PCM highway ng onto PCM highway 0.	. The signal goes					
DSX	15	TRANSMIT SIGNALING HIGHWAY: Serial signaling and control data is transmitted on this dedicated HDLC highway.							
DSE	16	tristate buffers to driv	TRANSMIT SIGNALING HIGHWAY ENABLE: Used to enable external tristate buffers to drive signals onto the transmit signaling highway. The signal goes low while the 2952 is transmitting an HDLC packet onto DSX.						
DSR	17		RECEIVE SIGNALING HIGHWAY: Serial signaling and control data is received on this dedicated HDLC highway.						
FS	11	FRAME SYNCHRON a 125 µs frame.	IZATION: System sync p	oulse indicating be	eginning of				

Symbol	Pin No.	A DOWN MAR INFORMATION Function
etiny s r	this I 21 all all all all all all all all all al	
RESETIO 9	250 g 36 t nO	RESET: (Active high input.) When high, 2952 internal circuitry is reset. The minimum reset pulse must be 16 complete CLK clock cycles wide.

FUNCTIONAL DESCRIPTION

The 2952 is a highly integrated line card controller which concentrates and multiplexes all digital information that passes between a line card and the next switching or control level in a digital telecommunications system. It controls time switching functions between the individual subscriber line devices and the system backplane Time Division Multiplexed (TDM) highways. In addition, it manages the transfer of all signaling and control messages, either to an optional local microprocessor or to a central control processor. The 2952 implements all protocol control functions using the HDLC format for all information transmitted between the line card and the central processor.

EXTERNAL INTERFACE

The 2952 LCC supports interfaces for the subscriber line devices, an optional local microprocessor, and the backplane PCM and HDLC highways. Each is described briefly below.

Subscriber Line Interface

The LCC provides 8 serial, bidirectional ports for the digital transmission of voice, data, control, and signaling information to and from the subscriber. These leads, SLD0-SLD7, can be used to interface to both analog and digital line card subscribers (see Figure 3)

The Slave Clock SCL, is a fixed 512 KHz signal output used to transfer all signals between the subscriber device and the 2952. Data is received and transmitted upon the rising edge of SCL.

Data transmission direction is controlled by the Slave Direction clock, SDIR. This 8 KHz signal divides the frame transfer into transmit and receive halves referenced to the subscriber as shown in Figure 3. When SDIR is high, (RCV half-cycle), information is transmitted from the 2952 to the subscriber in four bytes consisting of voice, data, feature control, and signaling information. In the second half (XMIT-half cycle), the subscriber circuit sends four bytes of XMIT data back to the 2952.




Figure 3. SLD Interface



Backplane Interface

The LCC supports dual TDM voice/data highways as well as a separate high speed serial highway for signaling and control information. This information is packetized and protected in HDLC format for transmission to a central processor.

The system clock (CLK) provides data rate transfers for both the TDM and HDLC links. The 2952 can operate in 24, 48, 32 or 64 timeslots systems. Any subscriber has access to any timeslot on either TDM highway. The 2952 allows the flexibility of programmable rising or falling edge latching of data onto the highways. Additionally, PCM highway delays can be compensated for by programming a phase shift in both transmit and receive timeslots as referenced to the frame synchronization pulse. The starting point of the bytes can be shifted up to 7 CLK clock cycles for both transmit and receive directions in half clock increments.

Microprocessor Interface

The microprocessor interface provides a communication path for a local μP and the backplane and/or slave devices. The 2952 is designed to operate with standard Intel 8-bit parallel microprocessors, such as the MCS®-48, MCS®-51, MCS®-85, and iAPX-86 families. Interrupt capability, direct-memory-access request and acknowledge signals and a full feature multiplexed address data bus are incorporated into this interface.

Alternatively, the 2952 can operate in a stand alone mode on the line card in systems using a more centralized processing architecture. In this mode, the individual line board address and initialization information is hardwired onto the microprocessor interface pins.

2952 BASE ARCHITECTURE

The 2952 can be partitioned into three functional blocks, according to the type of data transfers that each provides. The synchronous portion comprises the subscriber and PCM highway interfaces. Included in this section is also the Master Timing Unit, a CAM (Content Addressable Memory) for timeslot matching, a MODE register to configure the 2952 and for the determination of the type of HDLC data exchange, and the internal bus for a communication link between the various interfaces and registers. The PCM Interface Unit and the Subscriber Interface Unit with Last Look logic are also grouped into this segment. The Last Look logic monitors the status of signaling information received from each subscriber every frame. Any change of status is reported to the local µP or to the LCC bus control unit.

The asynchronous portion includes the local microprocessor interface and the serial HDLC signaling and control interface. The HDLC controller is compatible with ISO/CCITT recommendation X.25, and is designed for either point-to-multipoint configurations as a primary station, or in point-to-point as a secondary station. Each 2952 is accessed through an 8-bit address, allowing up to 255 secondaries to be addressed on one HDLC serial line. The logic level of the HDLC implementation and the distribution and compilation of the data packages are handled in a separate command unit contained in this portion.

The synchronous and asynchronous portions are linked to one another by a set of buffers and a control unit for the LCC internal bus. Two 16-byte by 8-bit FIFO's are used for intermediate storage of messages. The XFF, or Transmit FIFO buffers data packages for transmission to the central processor through the HDLC interface. The type of data loaded is either from the Last Look logic or from the μP in package form with direct addressing to the 2952. The BFF, or bidirectional FIFO, is used for data exchange between the central controller (via the HDLC interface), the local microprocessor (via the μP bus), and the LCC (via the LCC bus).

MODES OF OPERATION

The 2952 may operate in either a primary or secondary command mode within a single system. When instructed as a primary station, a local microprocessor must be used to instruct the 2952 and to generate control messages for other stations. This mode is used primarily by unit or group controllers to command secondary 2952's. When in the secondary mode, the 2952 executes received HDLC commands from the group controller. Additionally, a transparent command mode may be configured in which all HDLC messages received from the backplane are passed directly to the local microprocessor. This allows a secondary 2952 to execute user defined protocol and commands.

The 2952 can operate in one of two HDLC communication modes—dedicated HDLC or interleaved HDLC. In the dedicated configuration, HDLC messages are received on DSR and are transmitted on DSX. The interleaved mode reserves up to two timeslots per frame for transmission of signaling and control messages on the PCM highways. The HDLC packets are disassembled and interleaved into programmed timeslots on either of the two highways. Alternatively, the microprocessor can communicate directly to the central controller via a direct connection, bypassing the 2952 HDLC interface completely.






Figure 4. Architectural Diagram

ABSOLUTE MAXIMUM RATINGS*

 *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change:

D.C. CHARACTERISTICS

 $T_A=0^{\circ}\text{C}$ to 70°C, $V_{CC}=\pm5\text{V}\pm5\%$, GNDD = 0V Typical values are for $T_A=25^{\circ}\text{C}$ and nominal power supply value

Symbol	Parameter q a sa ba	Min	Тур	Max	Units	Test Conditions
JIL SITT	Input Leakage Current	-10	emale	+10	μΑ	GND \leq V _{IN} \leq V _{CC}
TOL OF STORE	Output Leakage Current	-10	e cen-	+10	μΑ	GND & VOUT & VCC
VIL DIGH	Input Low Voltage	nand	-ni sni	0.8	V	raikled processing archite
VIH	Input High Voltage	2.0	ecispe	ni 108880	micyapra	ion is hardwired onto the
Vol	Output Low Voltage	ridiriw		0.45	٧	I _{OL} = +1.6 mA
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -400 \mu\text{A}$
Icc	V _{CC} Supply Current	benileb .	85	120	mA	V _{CC} = 5V
P _{D1}	Operating Power Dissipation	DO AVET	425	nut earth	mW	he 2952 can be partitle

CAPACITANCE TA = 25°C, VCC = GNDD = 0V

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
CIN ad I	Input Capacitance	lounes	5500	0-10	o pFon	f _c = 1 MHz
C _{1/O}	Input/Output Capacitance	packets dramme	10	20	pF	xchange, and the intention the various
Cout	Output Capacitance	Attematy	e 8 het	15	osla ens	Unmeasured pins returned to GNDD



A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, GNDD = 0V

SYSTEM CLOCK, SLD INTERFACE TIMING

Symbol	Parameter	Min	Max	Units
CLK	System Backplane Clock Frequency	Data Hold Ther WR		MHz
en 🦿	CLK Duty Cycle	MA Pulse 24 dth	55	W%
en	CLK Rise, Fall Times	(Playreinfloring) AV	10	ns
tspp	Frame Synchronization Pulse Period	125		μs
t _{FS}	Frame Synchronization Pulse Width	(S) Evicin60 ntnc0 FIV	tCLK	ns
t _{dFS}	Pulse Delay to CLK	10		ns
tsfs	Set-Up Time to CLK	50	of BFF and)	ns ns
SCL	Slave Clock SCL Frequency	512	512	KHz
tdSCL	SCL Delay Time from CLK	100	165	ns
SDIR	Slave Direction SDIR Frequency	8	8	KHz
t _{dDIRR}	SDIR Delay Time to CLK (Rising Edge)	120 Table AM	190	ns
^t dDIRF	SDIR Delay Time to CLK (Falling Edge)	30	110	ns
tdSLD	SLD Data Delay	160	300	ns
tDER	Data Enable Receive	100	180	ns
t _{DDR}	Data Disable Receive	100	180	ns
t _{DEX}	Data Enable Transmit	UH 100s Isol Hars	U I	ns
t _{DHX}	Data Hold Transmit	odress Hoo after RD	A	ns
t _{DSX}	Data Set-Up Transmit 081	1 + 200		ns
^t DSIGR	Signaling Strobe Delay (Rising Edge)	110	160	ns
^t DSIGF	Signaling Strobe Delay (Falling Edge)	140 S	220	ns

A.C. CHARACTERISTICS TA = 25°C, VCC = GNDD = 0V and block RIMO

MICROPROCESSOR INTERFACE

READ CYCLE

Symbol	Parameter	Min	Max	Units
t _{AL}	Address Set-Up to ALE	30	OF BIBU	ns
tLA	Address Hold after ALE	20	BIUS PIVV	ns
t _{AA}	ALE Pulse Width	60		ns
t _{RD}	Data Delay from RD		150	ns
t _{DF}	Data Float after RD	10	50	ns
t _{RR}	RD Pulse Width	150		ns
t _{RI}	RD Control Interval ⁽¹⁾	$2 \times \frac{1}{\text{CLK}}$		ns
t _{RI}	RD Control Interval(2)	100		ns



WRITE CYCLE

Symbol	Parameter	Min Max	Units
t _{DW}	Data Set-Up to WR	50	ns
t _{WD}	Data Hold after WR	System Backy and Clo 25 requency	ns
tww	WR Pulse Width	CLK Duty Oyde 001	ns
twi	WR Control Interval(1)	CLK Rise, Fa Times 1 × 2	ns
Su	125	CLK sinc done email	998
twi	WR Control Interval(2)	Frame Synch onizatio 001 se Width	ns

NOTES:

Read or Write of BFF and XFF.
 Read or Write of all other registers.

DMA READ

Symbol	Parameter	Min O of Max	Units
t _{DMA}	DMA Read Time	(Ristro Edge)	ns
en	30 110	SIAJO Pime to CLK	TABION
t _{DH}	DMOR Hold Time	(500 75	ns
t _{AR}	Address Stable before RD	Sco Data Delay	ns
t _{RD}	Data Delay from RD	150	ns
t _{DF}	Data Float after RD	10 50	ns
t _{RA}	Address Hold after RD	Data Hold Transmit 0	ns
t _{RR}	RD Pulse Width	150 lime at qU-104 at qu	ns

DMA WRITE

Symbol	Parameter	Minysled	Signature Max pie	Units
t _{DMA}	DMA Write Time		7 × 1 CLK	ns
t _{IH}	DMIR Hold Time VO = QQMO	= 25°C, Voc	T 20180 19310	ARAIns O
t _{AW}	Address Stable before WR	0	SOR INTERPRESE	ns
t _{WA}	Address Hold after WR	0		ns
t _{DW}	Data Set-Up to WR	30		ns
t _{WD}	Data Hold after WR	25	S opposite A	ns
t _{WW}	WR Pulse Width	100	niel appoints A	ns



System Backplane Timing Parameters

PCM INTERFACE—RECEIVE TIMING

Symbol	Parameter	Min	Max	Units	Test Conditions
tDSRR	Receive Data Set-Up DCR = 0(1)	40		ns	60 ns for Interleaved Mode
tDHRR	Receive Data Hold DCR = 0(1)	10	Back Sand	ns	Mar 200
tDSRF	Receive Data Set-Up DCR = 1(2)	20		ns	
tDHRF	Receive Data Hold DCR = 1(2)	40	Name of the last	ns	American 300

PCM INTERFACE—TRANSMIT TIMING

Symbol	Parameter	Min	Max	Units	Test Conditions
t _{DZXR}	Data Enable DCX = 0	80	160	ns	$C_{L} = 200 pF$
t _{DHXR}	Data Hold Time DCX = 0	45	160	ns	$C_L = 200 pF$
t _{DZXF}	Data Enable DCX = 1	40	100	ns	C _L = 200 pF
t _{DHXF}	Data Hold Time DCX = 1	40	100	ns	$C_L = 200 pF$
t _{HZX}	Data Float after CLK TS	35	80	ns	$C_{L} = 150 pF$
tSONR	Timeslot X to Enable DCX = 0	70	130	ns	$C_L = 150 pF$
tSONF	Timeslot X to Enable DCX = 1	40	100	ns	$C_L = 150 pF$
tsoff	Timeslot X to Disable	40	100	ns	C _L = 150 pF

HDLC INTERFACE TIMING


Symbol	Parameter	Min	Max	Units	Test Conditions
t _{DS}	Receive Data Set Up	40		ns	
t _{DH}	Receive Data Hold	10	7	ns	
t _{TD}	Transmit Data Delay	40	100	ns	C _L = 200 pF
tHZX	Data Float on TS Exit	35	80	ns	C _L = 200 pF
tson	Timeslot X to Enable	40	95	ns	C _L = 150 pF
tsoff	Timeslot X to Enable	35	90	ns	C _L = 150 pF

1. DCR = 0 data latched on rising edge of CLK.
2. DCR = 1 data latched on falling edge of CLK.




WAVEFORMS

SYSTEM CLOCK, SLD INTERFACE TIMING



Microprocessor Interface


READ CYCLE






WAVEFORMS (Continued)


DMA READ




DMA WRITE




PCM INTERFACE RECEIVE TIMING




PCM INTERFACE TRANSMIT TIMING



HDLC INTERFACE RECEIVE TIMING




HDLC INTERFACE TRANSMIT TIMING






A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

A.C. TESTING LOAD CIRCUIT



The Intel Advanced Telecommunication Component (IATC) 29C53 Digital Loop Controller (DtC) is a 4-wire practice/controller that is CCITT 1.430 compatible and can function at either toop end. This part has integrated those features which are pertinent to the transceiver function and offers afficient interfacing to other deprets of those features which are card controllers and MCS® microcontrollers through the SLL and microprocessor interface ports. It is primarily intended for use in Integrated Services Digital Networks and microprocessor digital data transceiver which transfers data at 144 Kbps as three separate channels—we 64 Kbps digitized-volce/data channels (B-channels), and a 15 Kbps signaling/data channel (D-channel) microprocessor or SLD interface ports. The 29C53's loop interface uses a 100% pulse-width pseudo-lare hard wind, meets CCITT's "8" interface recommendations. It is capable of interfacing with up to sight 29C53's in a passive or extended bus configuration as well as point-to-point.





loure 1, 29CE3 Pla Conflourations



iATC 29C53 DIGITAL LOOP CONTROLLER

- 4-Wire Full Duplex Digital Transceiver
- CCITT I.430 "S" Interface Compatible
- ISDN Basic Rate 144K Bit Per Second
- **D-Channel Processing Support**
- Point-To-Point or Point-To-Multipoint Bus Configuration
- Same Device Used at Both Ends of Loop

- **Exceeds 1K Meter Range**
- **iATC Standard SLD Interface**
- MCS® Standard Microprocessor Interface
- Peripheral Interface/Status Port
- Low Power, High Density CHMOS
- Single +5 Volt Supply

The Intel Advanced Telecommunication Component (iATC) 29C53 Digital Loop Controller (DLC) is a 4-wire transceiver/controller that is CCITT I.430 compatible and can function at either loop end. This part has integrated those features which are pertinent to the transceiver function and offers efficient interfacing to other system components such as codec/filters, line card controllers and MCS® microcontrollers through the SLD and microprocessor interface ports. It is primarily intended for use in Integrated Services Digital Networks (ISDN) as a basic rate digital data transceiver which transfers data at 144 Kbps as three separate channels—two 64 Kbps digitized-voice/data channels (B-channels), and a 16 Kbps signaling/data channel (D-channel). The B- and D-channel routing along with D-channel processing (packetization) is programmable through either the microprocessor or SLD interface ports. The 29C53's loop interface uses a 100% pulse-width pseudo-ternary line code which meets CCITT's "S" interface recommendations. It is capable of interfacing with up to eight 29C53s in a passive or extended bus configuration as well as point-to-point.






Figure 1. 29C53 Pin Configurations



Symbol	Pin No.	Function
Vcc	8	POSITIVE SUPPLY: Input voltage is +5V ±5%.
V _{SS}	22	GROUND: 0V
CLK	23	MASTER CLOCK: The 3.84 MHz system clock input is the reference for the loop and the SLD interface.
Res	7	RESET: (Active high input). A high level on this pin initializes most control registers and places most interface outputs in a high impedance state. Operation begins when the high level is removed.
LX+,LX-	13, 14	POLARIZED TRANSMIT LOOP INTERFACE PINS: These pins will directly drive the twisted pair line through a pulse transformer. The transmitted line code is 100% pulse width pseudo-ternary.
LR-, LR+	15, 16	RECEIVE LOOP INTERFACE PINS: The receiver is not sensitive to polarity.
SLD	2	SUBSCRIBER LINE DATALINK: This pin transfers serial data between the 29C53 and other SLD based components (e.g., 29C50, 2952, 29C48, etc.).
SCL	4 8	SUBSCRIBER CLOCK: 512 KHz signal may be either generated or received by the 29C53. This signal clocks the data on the SLD pin.
SDIR	5	SUBSCRIBER DIRECTION: An 8 KHz signal may be either generated or received by the 29C53 to indicate SLD data direction and framing. A high level indicates master to slave transfer; a low level indicates slave to master transfers.
CS	3	CHIP SELECT: (Active low input). A low level on this pin enables the 29C53 bus interface for the next bus cycle. The value is latched by the falling edge of ALE.
RD	10	READ STROBE: (Active low input). When low, data is transferred from the selected register to the data pins AD (0–7). When no local microprocessor is connected, this pin should be tied to V _{SS} .
WR	9	WRITE STROBE: (Active low input). When WR changes from low to high, data on pins AD (0-7) is latched into the 29C53. When no local microprocessor is connected, this pin should be tied to V _{SS} .
AD (0-7)	19–21, 24–28	ADDRESS/DATA PINS: This is a standard MCS microprocessor bus used to transfer address and data between the local microprocessor and the internal registers of the 29C53. When a local microprocessor is not used, these pins should be tied to VSS.
ALE	6	ADDRESS LATCH ENABLE: Address is latched from AD(1–5) on falling edge of this signal. State of CS is also latched at this time.
INT	f a	INTERRUPT REQUEST: This is an open drain active low output. (See text for the interrupt conditions.)
P1, P2	18, 17	PERIPHERAL INTERFACE INPUTS: These are standard CHMOS high impedance inputs that are sampled at a 4 KHz rate (once per "s" frame). The sampled data is stored in the LPS register (bits 5 and 6). If any peripheral input bits have changed value since the previous frame, an interrupt condition is indicated; only present status is available.
P3	12	PERIPHERAL INTERFACE INPUT/OUTPUT PIN: When configured as an input, this pin has the same characteristics as P1 and P2. The sampled data is stored in the LPS register (bit 7). When programmed as an output, this pin outputs the data stored in the PEC register (bit 1). The pin is configured by bit 2 of the PEC register. An alternate function of this pin and P4 is to indicate the status of the SLD interface. See the section on the SLD interface.
P4	11	PERIPHERAL INTERFACE OUTPUT PIN: This pin outputs data stored in the PEC register (bit 0) or SLD status.



1.0 INTRODUCTION COME CONTROL AS A SECOND SECOND CONTROL AS A SECO

The 29C53 Digital Loop Controller is an advanced, programmable digital transceiver providing the layer one interface at the S or T reference point in Integrated Services Digital Network (ISDN) basic access applications. It provides access to the two B channels and the D channel in accordance with CCITT recommendation I.430, and supports both point-to-point and multipoint topologies. It can be used in conjunction with the 2952 linecard controller in linecard (NT) applications, or with the 29C48 programmable codec/filter and appropriate data communications devices in voice/data subscriber (TE) applications.

The 29C53 may be incorporated at either end of a subscriber loop interface (at the line card or digital telephone/terminal). As shown in Figure 2, the 29C53 has four separate interfaces: a serial SLD system interface; a parallel peripheral interface; a parallel microprocessor interface and a 4-wire CCITT compatible S-interface (subscriber loop interface).

THE BLOCK DIAGRAM

Figure 2 represents a block diagram of the 29C53. Its three major blocks, the line interface unit, the D-channel processor and the SLD interface unit are interconnected by two buses. The parallel bus (P-bus) is used to transfer processed D-channel data and general status and control information, while the serial bus (S-bus) is used to transfer B-channel data and unprocessed D-channel data between the line interface unit and the SLD interface unit.

The SLD interface unit consists of shift registers and serial to parallel converters. Data from both the S-bus and the SLD interface is stored here in appropriate parallel registers before it is loaded into shift registers and passed on. All of the timing circuitry for the SLD interface is located here. This block also contains a command processor which is responsible for executing commands received in the SLD C byte.

The D-channel processor has three major sections. An HDLC section performs some of the basic LAPD protocol functions such as zero insertion or deletion, flag recognition or insertion for frame delineation, abort flag recognition, idle state transmission, and end of packet frame check sequence for both data directions. The FIFO section consists of two 32-byte buffers, one for transmit and one for receive. The control and status section monitors the FIFO data levels and the HDLC section for progress. Interrupts

or requests for service may be generated for conditions such as a full or empty FIFO, loss of sync, frame check error, overflows and aborts.

The line interface unit contains the line drivers and receivers for the S interface. Connection is made to the transmission lines through a pulse transformer. Formatting, timing and synchronization are also provided here. The receiver includes filters, AGC circuitry, threshold detectors and a loop delay shift register. The loop delay shift register maintains the proper internal frame relationship regardless of loop length (it allows extra propagation delay time for long loops or line repeaters). The received D-channel bits are logically looped back to create the E-channel bits in an NT application through the E-channel circuitry.

The microprocessor interface circuitry allows the 29C53 to function as a peripheral to a microcontroller or microprocessor. All internal registers are directly accessible.

The spare bits processing block provides access to the FA, N, and A bits. It also provides access to the S and M bits, and supports the S and Q channels.

The peripheral interface circuitry provides an auxiliary port for controlling auxiliary peripherals such as power controllers, etc. It can be programmed to provide SLD status as well.

SLD INTERFACE

The SLD interface provides communication with other devices incorporating SLD interfaces (such as line card controllers and codec/filters).

As shown in Figure 3, the SLD interface consists of three lines: the SLD bidirectional data line; the 512 KHz SCL clock line; and the 8 KHz SDIR data direction line. SLD data is updated on the rising edge of SCL and is latched on its falling edge. The $125~\mu s$ SLD frame period consists of 32 bits transferred in master to slave direction followed by 32 bits in the slave to master direction. The 32 bits compose four 8-bit bytes in the following order: B1 and B2 (voice or data bytes); C (control byte); and S (signaling or status byte). Unprocessed D-channel data may be transported over the S-byte in bits 0 and 1, or over the B2 byte.

The 29C53 can be operated as an SLD master or slave. As an SLD master, it generates the SCL and SDIR signals. When SDIR is high, the SLD pin outputs data. As a slave, it receives SCL and SDIR signals.



nals and SDIR enables the SLD output driver when it is low. The SLD bus is always active; no powered-down or inactive mode is defined.

In a network termination (NT) application (line card), whether a microprocessor is connected to the 29C53 or not, the SLD control and signaling bytes may be used for 29C53 configuration and D-channel transfers. The command bytes are interpreted and executed by the 29C53's command processor circuit. The command processor generates internal P-bus cycles to carry out those commands. Internal prioritization resolves P-bus collisions between microprocessor-interface generated and command-processor generated cycles. In case of collisions, the microprocessor interface has higher priority to minimize access time but both cycles will be completed.

"S" TRANSCEIVER

The 4-wire "S" transceiver circuit in the 29C53 conforms to CCITT recommendation. I.430. This transceiver provides the internal drivers for transformer coupling to standard telephone type twisted pair cables.

The "S" transceiver line code is 100% pulse width pseudo-ternary code, with binary ones represented by no line signal, and binary zeros by a positive or negative pulse. Pulses alternate polarity except when a code violation is created for establishing the frame reference timing. The nominal pulse amplitude is 750 mV when a suitable pulse transformer is used.

The 29C53 transmitter may be connected directly through a 2.5:1 pulse transformer to the line, or

a lower winding ratio may be used in conjunction with series resistance (see Figure 12). The series resistance, when used with protection diodes, provides additional protection against surges. It also increases the output impedance.

The nominal bit rate is 192 Kbps. Figure 4 shows the frame structure. The 250 μs frame transfers two octets of B1, B2 and four bits of D data. The E bits in the master to slave direction echo received D-channel data. The "S" interface slave compares the receive E-channel data to its transmitted D-channel data for D-channel contention as defined in CCITT recommendation I.430. If these bits do not agree, then the slave will abort its transmission effort. The S, M, FA, A, and N bits are all accessible and programmable. The 29C53 supports the layer 1 maintenance multiframing for the Q and S channels.

The activation protocol described in I.430 is supported by the 29C53. An inactive receiver can achieve bit synchronization to an incoming signal with approximately 30 mark-mark transitions. Info 2 or 3 frame alignment is not officially recognized until reception of 16 frames, to allow settling of the 29C53's adaptive receive data thresholds. The full activation sequence will complete in approximately 10 ms.

The 29C53 is not sensitive to the polarity of the wire pair connected to LR⁺ and LR⁻. Pulses are always interpreted as zeros and framing relies on violations; not on absolute polarity. System configurations may dictate that care be taken in connecting the LX outputs. In a multi-drop bus configuration all TE transmitters must be connected with the same polarity so that positive pulse to negative pulse contention does not take place in the framing and D-channel bits.




Figure 3. SLD Interface






Figure 4. The S-Interface Frame Structure

The 29C53, functioning as an "S" interface master in a multi-drop application, can interface with up to eight slave systems. In this multiplexing operation a slave initiates a data transfer to the master, by requesting access and transferring the data in accordance with the D-channel line access protocol (I.440). Figure 5 shows typical applications of the 29C53.

The frame alignment timing diagram Figure 6(b) shows the relationship of the "S" interface data to the SLD data. Figure 6(a) shows the block diagram used for the timing diagram. The top timing diagram shows the transmitted "S" data stream from the network terminator (master). The dotted lines depict up to 20 µs propagation delay to the "S" receiver at the terminal equipment (slave) end. The terminal equipment's transmitted "S" interface frame is designed to have a fixed 2-bit frame alignment delay from that of its received frame. The adjustment for loop propagation delay is accounted for in the network terminator's receive circuitry (loop delay section of block diagram). The loop delay circuitry will compensate for up to 10 bit periods of round trip propagation delay which allows line repeaters to be placed in a loop that is several thousand meters long.

MICROPROCESSOR INTERFACE

This interface is designed to operate with standard Intel microprocessors such as the MCS®-48, MCS-51, MCS-85 and 86 families. All of the 29C53's internal registers are accessible and most are available by a single microprocessor cycle access. The 29C53




Figure 5. 29C53 Bus Configurations






Figure 6(a). Frame Alignment (Block Diagram)

latches address information from AD1-AD5, and does not use AD0 for addressing. This provides compatibility with 16-bit microprocessors.

The maskable interrupt pin, on this port, is activated by the following interrupt status features: D-channel errors; loss of sync on "S" loop; change in spare bits or peripheral interface data; FIFO data transfer requests.

Alternatively, the 29C53 can operate in the standalone mode in line card and NT applications. This mode is determined on a power-up condition or after a reset, provided all the microprocessor interface pins have been tied to $V_{\rm SS}$, except for the interrupt pin. The 29C53 is then controlled using the C byte of the SLD interface.

PERIPHERAL INTERFACE

The peripheral interface uses four pins to provide control to, and to accept status from, external devices. Two pins are inputs, one is an output and one is configurable either as an input or an output. The configurable pin defaults to the input mode on power up.

The peripheral interface can also be used to indicate SLD status. Figure 7 shows the timing diagram of P3 and P4. B1, B2 and D-channel data on the SLD pin can be selected or gated by using these signals. As noted on the P3 timing, the D-channel is imbedded in the last two bits (0, 1) of the signaling byte. (This must be programmed in the DPL register).





Figure 7. 29C53 SLD Status Indicators



OpCode	Operation	Argument
000	Reserved For Status Poll (Call Verify) By Master	
001	Single Byte Transfer To Slave	Reg Adr
010	Prepare Single Byte For Transfer To Master	Reg Adr
011	Multiple-Byte D Data Transfer To Slave	#Bytes
100	Multiple-Byte D Data Transfer To Master	Max # Bytes
101	Multiple-Byte Configuration Transfer To Slave	# Bytes
110	Multiple-Byte Status Transfer To Master	# Bytes
111	Reserved For Status Poll (Call Verify) Tail & Idle	Married -

INTERNAL CONTROL AND STATUS REGISTERS

All of the 29C53's internal control and status registers may be accessed through the microprocessor interface or through the SLD interface (when in SLD slave mode). When a microprocessor accesses a register, the address and CS inputs are latched on the trailing edge of ALE. The address is latched from pins AD1-AD5 of the microprocessor port.

In an SLD access, the 29C53 receives a control byte containing an operation code and an argument. The three most significant bits contain the operation code and the remaining five bits contain the argument. The operation code defines eight transfer types.



The 3-bit operation code in the control byte from the line card controller should normally be 111, indicating the idle state. The transferring of data to and from the 29C53 is accomplished by indicating the type and the number of bytes to transfer in a non-idle control byte. When a polled response is requested, the 29C53 responds to the poll operation code 000. This can be used for the transfer of one or several bytes of information.

The register table below identifies the address of each 29C53 register. The status registers are read-only registers while all control registers are read/write registers. Because all the register addresses do not fit into the 5-bit address space, a register test mode has been included which permits reading the contents of control registers at addresses which nor-

mally are status registers. Where no register is assigned a location in the register test mode, the normal status register located at this address is read.

The D-channel block transfers from the 29C53 to the line card controller preface the data bytes with a byte header specifying the number of following bytes (less than or equal to the maximum specified) and the status of the packet they belong to. All transferred data bytes belong to the same packet; the transfers occur until the selected number of bytes are transferred or an EOP (end of packet) is detected. The EOP may occur even when there are additional bytes in the FIFO. The header byte contains the byte count in the lowest five bits and the status in the upper three bits.

Data transfers over the SLD line cannot be made in both directions simultaneously. Multiple commands and data bytes may follow each other directly from the line card controller to the 29C53 if the previous command has been fully executed.

It is possible to fully configure the 29C53 over the SLD interface, as is done with analog per-line components. Provisions are also made to perform this transfer at a 2 byte-per frame rate using both the C and S bytes of the SLD. The first control byte of a configuration transfer to the 29C53 specifies the type of operation to be performed and the number of data bytes to follow. The system interface command unit loads the internal registers with the information as it is received. When the specified number of data bytes have been transferred, the 29C53 assumes the next input is a control byte.

The order of the bytes in a configuration or status block transfer is determined by the addresses of the internal registers. A multiple-byte transfer, beginning with register 00H, transfers the data to or from that register and increments the address counter.



Table 1. 29C53 Registers TAN MUMINAM ATTEMPTS

Address(1)	Access	Symbol	Name Name		
00000	a RD notine	o InIXSonia	Interrupt Status		
00000	WR (RT)	IMR	Interrupt Mask		
00001	RD	DPS	D-Channel Processor Status		
00001	WR (RT)	DPC	D-Channel Processor Control		
00010	RD	LPS	Loop and Peripheral Interface Status		
00010	WR (RT)	LCR	Loop Interface Control		
00011	RDWR	PEC	Peripheral Interface and E-Channel Control		
00100	RD	RFN	Receive FIFO Status - # of Bytes Used		
00100	WR (RT)	SCR	SLD Interface Control		
00101	RD	XFN	Transmit FIFO Status - # of Free Bytes		
00101	WR (RT)	SDC	SLD Data Transfer Configuration		
00110	RD	SBR	Spare Bits Receive Status		
00110	WR (RT)	SBX	Spare Bits Transmit		
00111	RDWR	LLB	Loop Interface Loopback Control		
01000	RD 8	RFO	Receive FIFO Output would be an		
01001	WR	XFI	Transmit FIFO Input		
01010	RDWR	GCR	General Command Register		
01011	RDWR	DPR	D-Channel Priority Counter		
01100	RDW	RFIL	Receive FIFO Interrupt Level		
01101	RDWR	XFIL	Transmit FIFO Interrupt Level		
01110	RD	PLENH	Packet Length High Byte		
01110 ms G.J	WR (RT)	DUTH	D-Channel Byte Counter Underflow and Overflow Threshold		
01111	RD	PLENL	Packet Length Low Byte		
01111	WR (RT)	DOTH	D-Channel Byte Counter Overflow Threshold		
10000	RDWR	SBC	Spare Bit Control		
10001	RDWR	PSR	Position Selection		
10010	RD	RSR	Receive Service Request		
10011	RD DOO	XSR	Transmit Service Request		
11000	RDWR	B1LS	B1 Data in Loop to SLD Direction		
11001	RDWR	B2LS	B2 Data in Loop to SLD Direction		
11010	RDWR	CR	Control Byte from SLD		
11011	RDWR	SR	Signaling Byte from SLD		
11100	RDWR	B1SL	B1 Data in SLD to Loop Direction		
11101	RDWR	B2SL	B2 Data in SLD to Loop Direction		
11110	RDWR	CX	Control Byte to SLD		
11111	RDWR	SX	Signaling Byte to SLD		

NOTE:
1. Address represents AD1-AD5. AD0 is not used by the 29C53 for addressing.



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	10°C to +80°C
Storage Temperature	65°C to +150°C
Voltage on any Pin VSS -0	0.5V to V _{CC} to +0.5V
Maximum Voltage on V _{CC}	
with Respect to VSS	+7V
Total Power Dissipation	500 mW

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS $V_{CC}=+5V\pm5\%$; $V_{SS}=0V$; $T_{A}=0^{\circ}C$ to 70°C; Typical Values are at $T_{A}=25^{\circ}C$ and Nominal Power Supply Values

DIGITAL INTERFACES

Symbol	Parameter Parameter	∋180 Min	Тур	Max	Units	Test Conditions
I _{IL}	Input Leakage Current (Excluding LR+, LR-)	l goo.l	811	±10	μΑ	$V_{SS} \le V_{IN} \le V_{CC}$
VIL	Input Low Voltage	Receiv	RFO	0.8	VA	00000
VIH	Input High Voltage	2.0	(9)		V	Otoor
VOL	Output Low Voltage	Gener	BOR	0.45	AVA	$I_{OL} = +2.0 \text{mA}$
V _{OH1}	Output High Voltage	2.4	REC		a V	$I_{OH} = -400 \mu\text{A}$
V _{OH2}	Output High Voltage	0.9 V _{CC}	020		V	$I_{OH} = -40 \mu A$

POWER SUPPLY CURRENT (Averaged over 1 ms)

Symbol	Parameter	Min	Тур	Max	Units	Comments
Icc (P)	Power Down (Standby)	and	4		mA	SLD and CLK Active
Icc (I)	Idle Operating Current	Pac	8	19	mA	Receiver, SLD, OSC Active
Icc (N)	Normal Operating Current	sq8	20	8	mA	Everything is Active (Excluding Current
	ition Selection	Pos	- 9	9	AMOR	for Output Loads)

A.C. Characteristics $V_{CC} = 5V \pm 5\%$; $V_{SS} = 0V$; $T_A = 0^{\circ}C - 70^{\circ}C$; CLK = 3.84 MHz

RECEIVER

Symbol	Parameter	Min	Тур	Max	Units	Comments
V _{RD}	Minimum Received Differential Pulse Voltage		300	FIM	mV	riori
ZIR	LR+, LR- Input Impedance		30	PHYV	ΚΩ	Each Pin
CIR	LR+, LR- Input Capacitance		30	HW	pF	Each Pin

TRANSMITTER

Symbol	Parameter	Min	Тур	Max	Units	Comments
V _{XD}	Transmit Differential Pulse Voltage	1780	1	1980	mV	$200\Omega < R_L < 2.5 K\Omega$
Z _{OX1}	LX+, LX- Output Impedance	39	30		ΚΩ	Each Pin, Transmitting Binary One
Z _{OX2}	LX+, LX- Output Impedance		8		Ω	Transmitting Binary Zero
Cox	Output Capacitance		30		pF	Each Pin
RL	Resistive Load Between LX+, LX-	200			Ω	P3, P4 K
CL	Capacitive Load Between LX+, LX-			1500	pF	
t _{MR}	Transmit Mark Rise Time			400	ns	(Note 1)
I _{XL}	Source, Sink Current Limit	HEDET -	13		mA	WOAT

TIMING

Symbol	Parameter	Min	Тур	Max	Units	Comments
Jrs-780072	Timing Extraction Jitter ("S" Slave Mode)	0		±5	%	1.430 8.2.2
PD	Total Phase Deviation LX with Respect to LR	7	18.8 01	+15	%	1.430 8.2.3

NOTE:

1. Risetime is measured as 10% to 90% for space mark transitions and 90% to 0% and 0% to 90% for mark-to-mark transitions with respect to final value.

spect to final valu	e.		
		CLK to P3/P4 Delay(4)	
		OLK to SLD Driver Enabled	
		CLK to SLD Data Valid	
		SLO Data Hold After Clock Edge	
		CLK to SLD FLoat	
		SLD Oata Input Setup Time to SCL	
		SLD Data Hold Time After SCL	
		CLK Low Time	TOLIKE
	150 150 150 150 150 150	150 150 150 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Parameter Min Max 1 CLK to SCL Delay 150 CLK to SDIR Delay 150 CLK to P3/P4 Delay 150 CLK to SLD Driver Enabled 0 CLK to SLD Data Valid 150 SLD Data Hold After Clock Edge 0 CLK to SLD Data Input Setup Time to SCL 50 SLD Data Input Setup Time to SCL 50 CLK Period 230 1000 CLK Period 230 1000 CLK Cow Time After SCL 550






Figure 8. SLD Interface Timing (29C53 As Master)

SLD INTERFACE TIMING (29C53 as Master)

Symbol	Parameter	Min	Max	Units
TKC	CLK to SCL Delay		150	ns
TKS	CLK to SDIR Delay		150	ns
TKP	CLK to P3/P4 Delay(4)		150	ns
TKDE	CLK to SLD Driver Enabled	0		ns
TKDV	CLK to SLD Data Valid		150	ns
TKDH	SLD Data Hold After Clock Edge	0		
TKDD	CLK to SLD FLoat		150	ns
TDVS	SLD Data Input Setup Time to SCL	50		ns
TSDV	SLD Data Hold Time After SCL	80		ns
TCLK	CLK Period	230	1000	ns
TCLKL	CLK Low Time	115	550	ns
TCLKH	CLK High Time	115	550	ns

 ^{1. 29}C53 samples SLD input data on SCL falling edge.
 2. 29C53 changes SLD output data on SCL rising edge.
 3. 29C53 SLD out is enabled one CLK cycle after the SDIR rising edge and disabled one CLK cycle before the SDIR falling edge (as master only).

^{4.} P3/P4, when programmed to output SLD status, changes state while SCL is low, approximately one CLK period ahead of SCL rising edge.






Figure 9. SLD Interface Timing (29C53 As Slave)

SLD INTERFACE TIMING (29C53 as Slave)

Symbol	Parameter	Min	Max	Units
TCHDF	SCL High to Data Out Float	DE GRIDIENT	TW alored 0150 sts0	ns
TSHDF	SDIR High to Data Out Float	egoa galli	THW ISHA 50 AISO	ns
TKDH	Output Data Hold After SCL Edge	0	ALE Pulse Width	AAT
TKDV	Output Data Valid After SCL Edge	Wed Arreit	100	ns
TDVS	SLD Input Data Setup Time	50	Read Control Signal VI	ns
TSDV	SLD Input Data Hold Time	80	Access Time from HU	ns
TCHDE	Enable SLD Output After SCL	0	Access Time from ALI	ns
TSLDE	Enable SLD Output After SDIR	0	Float Delay Anar ND	ns
TSSH	SLD Status Hold After SCL(3)	80	TCLK+TCLKL+100	ns

- 29C53 samples SLD input data on SCL falling edge.
 29C53 changes SLD output data on SCL rising edge.
- 3. P3/P4, when programmed to output SLD status, are generated on the first CLK rising edge after SCL high to low transition is detected. SCL is sampled on CLK falling edge.






Figure 10. Microprocessor Bus Timing

MICROPROCESSOR BUS TIMING

Symbol	Parameter	Min	Max	Units
TAL	Address Setup Before ALE Trailing Edge	20		ns
TLA	Address Hold After ALE Trailing Edge	20		ns
TWW	Write Control Signal Width	100	WHERE SOA	ns
TDW	Data Setup Before WR Trailing Edge	40		ns
TWD	Data Hold After WR Trailing Edge	25	300	ns
TAA	ALE Pulse Width	60	SIGN	ns
TWI	Active CS Cycle Disallowed After WR(1)	2 × 1/CLK	03100	HUNE
TRR	Read Control Signal Width	100	UPPU	ns
TRD	Access Time from RD Leading Edge	divise sting and	80	ns
TAD	Access Time from ALE Trailing Edge	H DIGHTERS IDG	260	ns
TDF	Float Delay After RD Trailing Edge	um suppo due o	40	ns
TCI	Active CS Cycle Time for FIFO Access, RFO XFI	4 × 1/CLK 3 × 1/CLK	SIDIS I	TSSH

NOTE:

1. Allow 3 extra clock cycles for GCR commands to execute.




Figure 11. A.C. Testing Input, Output Waveform






Figure 12. 29C53 Application Diagram

NOTES

- 1. The SLD port will be connected to an SLD master such as the 2952 linecard controller in NT applications, or to SLD slave devices such as the 29C48 programmable codec/filter or appropriate data communication devices in TE applications.
- 2. Series resistance is used to increase the output impedance during transmission of a binary zero to greater than 20Ω on the loop side. It also serves as protection against surges when used in combination with external protection diodes.
- 3. A lower turns ratio (e.g., 1:1.8) may be used at the cost of a lower ratio of received signal to locally generated noise.
- 4. Appropriate protection circuitry can be added depending upon the application.

- Complies with CCITT Recommendations for Lavers 1, 2 and 3 of the ISDN User Network Interface
- Device Drivers for Intel's iATC29C48/C50A. iATC29C53. and 82530

DAN PADEO MANERAN STAVIA ADMA A

- Intel iAPX 80188 Based
- Software License and Source Code Included

- Written in Microsoft "C" Language
- **IBM PC Development Environment**
- PC Plug-In Development Boards **Available**
- Debug Monitor/Display Supported
- Comprehensive Support Services Available from DGM&S. Inc.*
- Reference Sold by Intel

The ISDN Software Package for the 80188 (ISP188) is specifically designed for ISDN terminal applications using Intel's Advanced Telecommunication Components (iATC). The software supports the iATC 29C53 Digital Loop Controller, the iATC 29C48/29C50A Feature Control CODEC/filter combos (for voice conversion), and the 82530, Serial Communications Controller.

ISP188 is based on the 8086 architecture and can be used with the 80188/186, 80286 and 80386 microprocessors. The software source modules are written in "C" language using the Microsoft compiler. The modules are well defined to permit integration with customer supplied software.

ISP188 supports the recommendations set forth by CCITT for the datalink and network layers (I.440, I.441, and 1.450, 1.451) of the OSI Reference Model. The iATC 29C53 supports the physical layer (1.430), Combined, the 29C53 and ISP188 implement the standards now in place for the "S" reference point (layers 1, 2, and 3).

ISP188 package includes a software license for incorporation into OEM products and a copy of the source code is provided on a 51/4 inch floppy disk.

A PC co-processor board is available that contains the Intel components and other necessary hardware to use ISP188 to establish a voice call and simultaneous circuit switched data or PC to PC file transfer through ISDN switched access. In addition, demonstration routines are included to show examples of the same capabilities in a back to back PC environment (local, no switch involved). Additionally, a debug port is provided on the board and supported by the software so that diagnostic messages can be enabled and sent to a printer or terminal over an RS 232-C connection.

The PC card and software combined can be used for ISDN hardware or software development or be included in an OEM product. Typical applications for ISP188 include digital telephones, feature telephones, integrated voice/data terminals (IVDT), and terminal adapters.

*Dale, Gesek, McWilliams & Sheridan, Inc.




Figure 1. OSI Reference Model

5-92

November 1987 Order Number: 290149-001

290149-1



FUNCTIONAL DESCRIPTION

ISP188 is designed to establish, maintain, and teardown voice and circuit switched data links on the basic rate 2B+D "S" bus interface. The software package provides the "out of band" "D" channel signalling software for call control. This includes layer 2 LAPD, and layer 3 for basic voice services and circuit switch data calls on the B channels.

The software was designed and tested with a PC plug-in card which functions as a communication coprocessor in an IBM PC, XT, or AT host environment. The co-processor board contains the Intel ISDN components for which the software was designed. All of the software modules run on the board, while some support software runs under MS-DOS. A Shared Memory Interface (SM1 and SM2) which is contained on the co-processor is used for communication between the host environment and the board. Figure 2 outlines the software modules, where they run and devices for which drivers are supplied.

ISP188 is configured to be compatible with the AT&T #5ESS Central Office switch and is compatible with the 5E4.1 Generic Basic Rate Interface specification. A PC/XT/AT host configured with the coprocessor board and loaded with ISP188 may be connected to an AT&T #5ESS Basic Rate Interface.

Layer 1, ISDN Hardware Device Drivers

The device drivers allow the software to interface with the hardware components. The following hardware device drivers are provided:

D-channel and link control (29C53)

B-channel control (82530, 29C48/C50A)

B-channel data transfer (82530)

Voice analog control (29C48/C50), DTMF generation, alerting tones

PC bus interface via 8K x 8 FIFO (SM1 & SM2)

The D-channel and link control driver interfaces the software to the 29C53 Digital Loop Controller. It supports the activation, deactivation, error detection and D-channel data transfer functions on the "S" bus. The device driver supports the following primitives as its interface to layer 2 of the ISDN D-channel:

PH-DATA (Transmit and receive packets from layer 2)

PH-ACTIVATE (Activate or sense activation of the S bus link)

PH-DEACTIVATE (Deactivate or sense the deactivation of the S bus link)

PH-MPH_ERROR (Detect and report link level error conditions to the management entity)


The B-channel control driver is used to control access to the B-channels. Access is through the following procedures:

Enable/Disable voice to B1 or B2 (29C48/C50A)

Enable/Disable 82530 channel A to B1 or B2

Enable/Disable 82530 channel B to B1 or B2

Enable/Disable 82530 channel A to 29C48/C50A—this permits tone generation to speaker or ear piece






Figure 2. ISP188 Block Diagram

Additionally, the B-channel control driver is used to force B-channel data to mark one or zeros when no device is attached. It also is used to select hardware rate adaption or data inversion of the B-channels.

The B-channel Data Transfer driver supports the transmission of LAPB/LAPD HDLC packets on either B-channel via the 82530 using DMA data transfer at 64 Kb/s or interrupt driven at 16 Kb/s. The interfaces are similar to the D-channel and link control device drivers and use the same routines.

The Voice Analog Control driver is used to control the voice analog section of the co-processor board. It is used to initialize the 29C48/C50A, set volume levels, generate and send tones to speaker and ear piece, and detect status of the ON/OFF hook inputs.

ISDN Layer 2 (LAPD) Module

The layer 2 of the ISDN D-channel signaling implementation is compatible with CCITT Recommendation I.441. The design supports multiple interfaces to the data link layers of the D-channel and B-channels. Each interface maintains its own state tables, data areas and input/output physical interface.

The layer 2 software supports Terminal Endpoint Identifier (TEI) assignment, single and multi-frame operation, and modulo 8 and 128 operation.

Additionally, layer 2 supports an interface to packet layer X.25 data on the B-channel using the LAPD procedures.

The interface to layer 1 supports the CCITT recommended primitives.

The interface to layer 3 supports the CCITT recommendation with the following primitives implemented:

DL-UNIT DATA REQUEST/INDICATION—unacknowledged information transfer

DL-DATA REQUEST/INDICATION—acknowledged information transfer

DL-ESTABLISH REQUEST/INDICATION—establish single or multi-frame operation

DL-RELEASE REQUEST/INDICATION—terminate single or multi-frame operation

MDL-ASSIGN REQUEST/INDICATION—obtain TEI assignment

MDL-REMOVE REQUEST—remove previously assigned TEI

ISDN Layer 3 D-Channel Signalling Module

The layer 3 implementation conforms to the CCITT Recommendation I.451. The implementation also supports two call references, one per B-channel. This implementation supports the following network functions:

Initiate a call on either B-channel (voice or data)

Answer a call on either B-channel

Terminate a call on either B-channel (caller or called party hang up)

Each B-channel will operate independently of the other. That is, one B-channel can be terminated while the other B-channel initiates or continues a call.

The layer 3 to layer 2 interface conforms to the CCITT recommended primitives and layer 3 conforms to the call state/event table definitions of I.451.

The implementation provides for the easy expansion of layer 3 to support additional network facilities such as call waiting, call transfer, etc.

Connection Manager Module

The Connection Manager Module interprets call request information and manages the connection and disconnection of the voice and data between the PC source and the B-channels. The B-channels can be connected for voice or HDLC framed data phase packets. This module is defined to support the connection of several data sources that could exist in future development.

Management Module

The Management Module provides several functions for the ISDN software system. Its primary function is to detect, indicate and respond to error conditions detected in the ISDN system software and hardware. A secondary function performed by the management module is the initialization of the LSI hardware chips in the ISDN system.

HDLC Frame Interface Module

This module interfaces through the PC bus via the shared memory interface (SM1 and SM2) to a PC driver interface that supports the transfer of data in variable length buffers up to 512 bytes. This data is then sent to the HDLC driver where it is framed with



flags and CRC and sent/received on either B channel using DMA or interrupt driven data transfer mode. The interface can also specify rate adaption to B channel intermediate rates of 56, 48, 32, 16 or 8 Kb/s. The HDLC data stream may also be inverted.

Packet Data Interface Module

This module interfaces through the PC bus via SM1 and SM2 to a PC driver that supports the transfer of X.25 data phase packets. Layer 3 data phase X.25 packets are handled from the PC and sent as LAPB or LAPD packets at 64 Kb/s. Other transmission bit rates may also be specified.

The Kernel

A machine readable version of a real-time multi-processing executive is contained in the software package. The kernel runs on the coprocessor and supports service calls for the following:

Dynamic Memory Management

Timer Support

Semaphores of telephone landible rioque of 8 revisito Semaphores of telephone landible rioque of 8 revisito se la landible rioque of 8 rev

Inter-Process Communication

Queue Control

Interrupt to Semaphore Mapping

The software is built into a collection of "processes" with the kernel using the "system builder" software which is provided. a entrangled e

Complete documentation is available on the kernel and is listed below. samue stab laneves to noticen

DEVELOPMENT ENVIRONMENT

All software is developed in "C" language, with the exception of the low-level hardware device drivers and interrupt handlers. These are implemented in assembly language using the Microsoft assembler. The Microsoft "C" compiler version 4.0 or later is ware. A secondary function performed by the .besu

The software is supported by the environment provided by the real-time multi-tasking kernel.

The software package was designed and tested using the PC coprocessor board in an IBM PC (XT.

AT). The board can be used for development of custom upper layer software or in production to upgrade PCs to ISDN workstations (additional software required for specific applications).

The PC co-processor development board contains the following major functional elements:

iAPX 188 microprocessor

ISDN "S" bus interface with full support for D and B-channels (Intel's 29C53 Digital Loop Controller)

Voice interface for hand or headset (includes Intel's 29C48 or 29C50A Feature Control Combo)

Interface to the PC bus (includes Intel's 82530 Serial Communications Controller and 8256 MUART)

512K to 1 megabyte of RAM (includes Intel's 8208 DRAM Controller)

The 82530 is used as the B-channel controller. Since the 80188 provides only two DMA channels, full duplex DMA transmission (transmit and receive) can be supported for data transfer via the 82530 on only one B-channel. Interrupt driven data transfer on the second B-channel is possible when voice has not been selected. Independent rate adaption is supported on each of the B-channels when they are attached to the 82530. The following rate adaption schemes are supported by the hardware:

64 Kb/s (clear channel no rate adaption)

56 Kb/s (V.110 single stage)

48 Kb/s (V.110 single stage) A State Manorible A

32 Kb/s (V.110 second stage)

16 Kb/s (V.110 second stage)

8 Kb/s (V.110 second stage)

HDLC framing and flag stuffing (X.31-DMI mode 2)

The 82530 SCC supports the following signaling protocols on the B-channels:

Async

IBM BSC

SNA SDLC HDLC (LAPD/LAPB) setenced notempoint

Complete documentation is available on the coprocessor plug-in card and is listed below.



DEMONSTRATION SOFTWARE

Three demo packages are included in the software package. The first is for voice calls run on the PC using MS-DOS and the PC keypad for dialing. The package will demonstrate establishing a call, answering a call, and call termination. The second package demonstrates sending and receiving a PC file using HDLC data frame transport. The third demo permits keyboard data on each PC to be transmitted on the B-channel at 64 Kb/s to the other PC's screen. Voice and data call demos can be overlapped.

ORDERING INFORMATION

ISP188 is reference sold by Intel. Software licensing and sales are conducted directly with DGM&S, Inc. and can be contacted at the address below. Complete development and support packages are available.

Marketing Department DGM&S, Inc., Communication Technologies 1025 Briggs Road Mt. Laurel, New Jersey 08054 (609) 866-1212

COMPATIBILITY

ISP188 is being tested for compatibility in several switch environments as well as ISDN field trails. For the latest information on compatibility testing, please contact DGM&S, Inc.

ADDITIONAL LITERATURE

Related literature is available from DGM&S, Inc. on the following subjects:


IBM PC ISDN "S" Co-processor Adapter (GEN-071-2)

DGM&S Kernel including The Process Builder (GEN-048)

DGM&S Shared Memory Interface—SM1 (GEN-047)

PC Application Platform (GEN-093)

ISDN ISP188 Hardware—Software Description (GEN-092-2)



- Single Board Evaluation Kit Supporting Four 29C53 Transceivers
- On-Board Monitor for Access of 29C53 and 2952 from a Terminal
- Large User Breadboard Area
- **■** Comprehensive User's Manual
- Compatible with LCDK29C51/52
- Line Interface Provided Including Pulse
 Transformer

The LEK29C53 comes fully assembled, and contains the components necessary for the evaluation of the 29C53 in linecard applications. The kit allows evaluation of point-to-point as well as multipoint operation of the 29C53 when used with the 29C53 Terminal Evaluation Kit (TEK29C53). A monitor program, included in a preprogrammed ROM, allows the user to access the registers of the 29C53 transceivers, as well as those of the 29S2 linecard controller, using simple English commands. Access to the monitor is via an RS232C compatible link, allowing any start-stop terminal or computer system with such a physical interface to be used with the LEK29C53. The LEK29C53 includes sockets for four 29C53 transceivers. Two are supplied with the kit. This highly flexible kit has been designed to provide a rapid introduction to the 29C53, thereby leading to shorter development time and increased productivity.




Figure 1. 29C53 Linecard Evaluation Kit



FUNCTIONAL DESCRIPTION

Overview

The LEK29C53 is a single board evaluation kit which contains the 2952 linecard controller, 8031 microcontroller, ROM including monitor, user RAM, clock generation circuitry, and sockets for four 29C53 transceivers (two devices supplied). In addition, a large breadboard area is provided for implementation of the loop interface, and any other custom circuits. The LEK29C53 can be used with the LCDK29C51/52 Primary card for full evaluation of the 2952 linecard controller, and with the TEK29C53 for full evaluation of the 29C53 in point-to-point and multipoint applications. The LEK29C53 can also be operated independently, with two of the four transceiver sockets configurable as loop slaves, allowing evaluation of S interface performance with just one board. A block diagram of the LEK29C53 is given in Figure 1.

Software

A system monitor is provided in the preprogrammed EPROM. Simple commands allow access to the registers of the 2952 and 29C53 devices. The monitor also provides for the down loading of 8031 HEX code to the onboard RAM, which can be operated as program memory for testing user code. A sample program is included in EPROM and can be run by command from the terminal interface.

User Interface

The serial port on the 8031 microcontroller is used to establish a serial communication link to a terminal for interaction with the onboard monitor program. This interface can be modified by changing jumpers to support standard DTE or DCE configurations.

Documentation

The LEK29C53 User's Manual provides a hardware description, description of monitor commands, circuit diagram, monitor listing and sample program listing. A 29C53 Reference Manual is also included with the kit.

SPECIFICATIONS AMPROVAM OMIRECONO

Control Processor:

Intel 8031 microcontroller. 12 MHz clock rate.

Memory

ROM - Socket accepts JEDEC pinouts to 32K X 8.

RAM - Socket will accept 8K X 8 static RAM (provided), or JEDEC pinouts to 32K X 8 for ROM.

Clock Generation:

Selectable 2.048 MHz or 4.096 MHz system clock. Provision for external system clock. 3.84 MHz clock for 29C53.

Terminal Interface:

25 pin D type connector. 300 to 4800 Baud.

Digital Loop Controller (29C53):

Sockets for four Intel iATC 29C53 transceivers. All four configured as loop masters, or two as loop masters, two as loop slaves.

Line Card Controller:

Intel 2952 linecard controller.

Physical and Electrical Characteristics:

Width: 12 in.(30 cm) Height: 1 5/8 in.(4 cm) Depth: 7 in.(18 cm)

Power requirements: 5V ± 5% @ 2.5 A

± 12V generated onboard by a DC to DC converter

Operating temperature: 10 to 40° C



ORDERING INFORMATION

29C53 Linecard Evaluation Kit, including manual — LEK29C53

Related Products:

29C53 Terminal Evaluation Kit, including manual — TEK29C53

Line Card Development Kit, including manual — LCDK29C51/52

Clock Generation:

Sejectable 2,048 MHz or 4,086 MHz system clock.
Provision for external system clock.
3.5.4 MHz clock for 290.53.

Terminal Interface:

25 pln D type connector 300 to 4800 Baud.

Digital Loop Controller (29C53):

Society for four Intel IATC 29C53 transceivers.

All four configured as loop masters, or two as loop masters, two as loop slaves.

Line Card Controller:

Intel 2952 linecard controller.

Divisions and Floritical Characteristics:

Width: 12 in.(30 cm) Height: 1 5/8 in.(4 cm) Depth: 7 in.(16 cm)

Power requirements: 5V ± 6% @: 2.5 A

± 12V generated onboard by a DC to DC converter

Operation temperature: 10 to 40° C

UNCTIONAL DESCRIPTION

The LEK29C53 is a single board evaluation till which contains the 2552 linecard controller 6031 micro-controller FOM including monitor, user RAM, clock generation circuitry, and sockets for four 29C53 transcelvers (two devices supplied). In addition, a arge breadboard area is provided for implementation of the loop laterface, and any other custom of cuits. The LEK29C53 can be used with the 2552 linecard controller, and with the TEK29C53 can be selected for full avaluation of the 29C53 in point-to-point and controller, and with the TEK29C53 can also be controller and with the TEK29C53 can also be controller as loop saves allowing species of configurable as loop slaves, allowing evaluation of S interface performance with just one evaluation of S interface performance with just one evaluation.

saswhoi

A system monitor is provided in the preprogrammed EPROM. Simple commands allow access to the registers of the 2002 and 20053 devices. The monitor also provides for the down loading of 8031 HEX code to the onboard RAM, which can be operated as program memory for testing user code. A sample program is included in EPROM and can be run by command from the terminal interface.

lear interface

The serial port on the 9031 microcontroller is used to establish a serial communication link to a terminal for interaction with the onboard monitor program. This interface can be modified by changing lumpers to support standard DTE or DCE configurations.

and that mesons men?


The LEK28C63 User's Manual provides a hardware description, description of monitor commands, circuit diagram, monitor listing and sample program listing. A 29C53 Reference Manual is also included with the kill.



TEK29C53 29C53 TERMINAL EVALUATION KIT

- Single Board Supports Evaluation of 29C53 Transceiver in Terminal and Terminal Adapter Applications
- Onboard Monitor for Access of 29C53 from a Terminal
- Line Interface Provided Including Pulse Transformer
- Includes Programmable Combo and 82530 for Voice and Data Applications
- **■** Comprehensive User's Manual
- Large User Breadboard Area

The TEK29C53 comes fully assembled, and contains the components necessary for the evaluation of the 29C53 in terminal and terminal adapter applications. The kit allows evaluation of point-to-point as well as multipoint operation of the 29C53 when used with the 29C53 Linecard Evaluation Kit (LEK29C53). Alternatively, the TEK29C53 can be configured to communicate directly with other TEK29C53 kits. A programmable combo is supplied with the kit for evaluation of applications supporting voice. A monitor program, included in a preprogrammed EPROM, allows the user to access the registers of the 29C53 transceiver using simple English commands. Access to the monitor is via an RS232C compatible link, allowing any start-stop terminal or computer system with such a physical interface to be used with the TEK29C53. This highly flexible ISDN terminal evaluation kit has been designed to provide a rapid introduction to the 29C53, thereby leading to shorter development time and increased productivity.



* Sockets are available for both the 29C48 and the 29C50A

Figure 1. 29C53 Terminal Evaluation Kit



FUNCTIONAL DESCRIPTION

Overview mod elds marspord abulant a

The TEK29C53 is a single board evaluation kit which contains the 29C53 transceiver, 8031 microcontroller, EPROM including monitor, user RAM, clock generation circuitry, and 82530 serial communications controller. In addition, a large breadboard area is provided for implementation of the loop interface, phone interface, or any other customer circuits. A programmable SLD combo, interfaced through the SLD port of the 29C53, provides access to one of the B channels of the S interface for applications supporting voice. The 82530 communications controller provides access to the second B channel, also via the SLD port of the 29C53, for packet data transfers. The second channel of the 82530 can be used as an interface to synchronous or asynchronous terminals. For full evaluation of the 29C53 in point-to-point and multipoint applications, the LEK29C53 Linecard Evaluation Kit can be used with the TEK29C53, or the TEK29C53 can itself be configured as a loop master for communication with one or more other TEK29C53 boards. A block diagram of the TEK29C53 is given in Figure 1.

Software

A system monitor is provided in the preprogrammed EPROM. Simple commands allow access to the registers of the 29C53. The 82530 can also be programmed using the monitor commands. Additionally, the monitor program provides for the down loading of 8031 HEX code to the onboard RAM, which can be operated as program memory for testing user code. A sample program is included in EPROM and can be run by command from the terminal interface.

User Interface

The serial port on the 8031 microcontroller is used to establish a serial communication link to a terminal for interaction with the onboard monitor program. This interface can be modified by changing jumpers to support standard DTE or DCE configurations.

Documentation

The TEK29C53 User's Manual provides a hardware description, description of monitor commands, circuit diagram, monitor listing and sample program listing. A 29C53 Reference Manual is also included with the kit.

SPECIFICATIONS IN THE SOUTH OF THE SPECIFIC AT INC.

Control Processor:

Intel 8031 microcontroller.
12 MHz clock rate.

Memory: War awolls MORSE bemman

ROM - Socket accepts JEDEC pinouts to 32K X 8.

RAM - Socket will accept 8K X 8 static RAM (provided), or JEDEC pinouts to 32K X 8 for ROM.

Clock Generation:

3.84 MHz clock for 29C53.

Terminal Interface for Monitor:

25 pin D type connector. 300 to 4800 Baud.

Serial Data Port:

25 pin D type connector, user configurable.

Digital Loop Controller:

29C53, programmed operation in master or slave mode.

Serial Communications Controller:

Intel 82530 supporting two serial channels, asynchronous or synchronous.



Feature Control Combo

Intel 29C48 with additional socket available for the Intel 29C50A.

Physical and Electrical Characteristics:

Width: 12 in.(30 cm) Height: 2 in.(5 cm) Depth: 7 in.(18 cm)

Power requirements: 5V ± 5% @ 2.5 A

-5V, \pm 12V generated onboard by a DC to DC converter

Operating temperature: 10 to 40° C


ORDERING INFORMATION

29C53 Terminal Evaluation Kit, including manual — TEK29C53

Related Products:

29C53 Linecard Evaluation Kit, including manual — LEK29C53

Line Card Development Kit, including manual — LCDK29C51/52



JACTINDER S. BOLARIA APPLICATIONS ENGINEER INTEL CORPORATION



APPLICATION BRIEF

AP-225

rel 29C48 with additional socket available for the TEK29C53
TEK29C53
TEK29C53
TEK29C53
TEK29C53
TEK29C53
TEK29C53
TEK29C53

dth: 12 in.(30 cm)

29C53 Linecard Evaluation Kit, including manual LEK29C53

LEK29C53

LEK29C53

LEK29C53

Line Card Development Kit, including manual war requirements: 5V ± 5% @ 2.5 A

LCDK29C51/52

LCDK29C51/52

November 1986

29C51 Line Balancing Application Brief

JAGTINDER S. BOLARIA APPLICATIONS ENGINEER INTEL CORPORATION

Order Number: 270162-001



INTRODUCTION

Line balancing is a concept associated with the frequency response matching of a line at its termination. This matching allows a reduction of echos generated within a telephone network. Bell Laboratories book on Telecommunications Transmission Engineering Volume 1 should be consulted for background on line balance and telephone network impairments. This application brief discusses line balancing implementation with the 29C51 and 2952 in a telephone network. Finally test results are given to show the impedance matching that can be expected. The telephony convention of data directed towards the telephone being the transmit and that coming from the telephone being the receive is adhered to throughout this brief.

IMPLEMENTATION

The Line Card Development Kit 29C51/52 was used to form the subscriber loop shown in Figure 1. The line is terminated by the two-to-four wire hybrid, a poor mismatch results in reflections at the hybrid which appear as an echo to the subscriber. As well as reflections, a portion of the received signal couples back onto the transmit direction. The magnitude of the coupled signal is determined by the rejection through the hybrid, this rejection is referred to as the transhybrid loss. A poor transhybrid loss can result in oscillations or near oscillations, referred to as singing and near singing respectively. Note: to maintain stability, the gain through the four wire path must be kept below unity. This brief discusses the implementation and optimization of the transhybrid loss.

Figure 2 shows a single and differential ended interface between the 29C51 and the line. The differential ended interface takes one more component than the single ended one, however, it can deliver twice the signal level to the line. In principle, both interfaces operate in the same manner, so only the single ended will be further discussed. The 29C51 will drive loads as low as 300Ω ; if the parallel combination of the networks on V_{FR} is below this, they may then be scaled. The receive signal, V_{FR+}, is divided between Z₀ and the line impedance Z_L seen looking down the line from the transformer. The signal across Z_L is fed back onto the transmit direction through the V_{FX} input. The V_{FR} signal is divided between Z₀ and balance network ZB₁ or ZB₂. The receive signals across ZB1 and ZB2 are weighted by the 29C51, summed and added to the transmit direction. This cancelling signal is given by:

$$\alpha H_1(F) + (1 - \alpha) H_2(F)$$

- H₁(F) and H₂(F) are signals across ZB₁ and ZB₂ respectively
- a is the interpolation coefficient

The weighting is controlled by setting α to 0, 0.25, 0.5, 0.75 or 1 through the 2952. The end result is interpolation between balance network one and two which could correspond to two extreme line conditions.

Figure 2A shows the interpolated impedance range for the balance networks shown in Figure 3. Values of a equal to 1 and 0 yield the external balance values; fractional a values produce a better balance over the frequency spectrum.




Figure 1. Test Setup




Figure 2. Differential and Single Ended Line Interface




Figure 2A. Interpolation Scheme

TEST SETUP AND RESULTS

The gain through the 29C51 is externally set to unity and programmed internally to be well below one. Thus, the gain in the four wire path is kept below one. Readings were taken to measure the internal cancellation performance of the 29C51, V_{FX} was tied to $V_{FR\,+}$ and EBN1 to $V_{FR\,-}$, α was set to 1. This arrangement gives the rejection figures with perfect impedance matching. Transhybrid loss is given by the ratio of $V_{FR\,+}$ to the signal at TG1 or 2. Figure 4 shows variation in transhybrid loss with frequency.

The 29C51 was then set up, as shown in Figure 2. Measurements were taken on a single end line interface. The transformer used was a T5115, this is a line coupling transformer with a 1:1 ratio and has a split winding. The split side is capable of handling direct currents of up to 100 mA.




Figure 3. Balance Networks

Figure 3 shows the balance networks that were used. These are the AT&T termination networks for loaded and unloaded lines. The subscriber side of the line was first terminated by balance network one with α equal to one and then terminated by balance network two with α equal to zero. Transhybrid loss results for these networks are plotted in Figures 5 and 6.

Simulations were carried out to determine the optimum balance networks for various unloaded 0.5 mm lines, these are shown in Figure 3A.

Figure 7 shows transhybrid loss variations with frequency for 0.5 mm lines over line length. Note again the interface between the 29C51 and the line was single ended.

The non-identical loading of the V_{FR} outputs did not create a voltage offset or a phase shift between $V_{FR\,+}$ and $V_{FR\,-}$. If this is a concern to the user, the impedances on the $V_{FR\,-}$ output may be scaled up to match the load on the $V_{FR\,+}$ output.




Figure 3A




Figure 4. Transhybrid Loss with Frequency for Ideal Matching




Figure 6. Transhybrid Loss with Frequency




Figure 5. Transhybrid Loss with Frequency





Figure 7. Simulated Transhybrid Loss with Frequency for 0.5 mm Lines

MOTSHOOREM



Presently, the majority of the transmission from the telephone to the Central Switching system is analog. For this purpose the circuitry interfacing to the twisted pair line is optimized to operate between 300 and 3400 fit. The essential line interface functions consist of isostion, over voltage protection, signatura, power feeding and a ringing signal interview. With the advent of ISDN lanegarded Services Digital Network) these functions was to the prosesses.

SDN is implemented with digital transmission from the subscriber to the switch, which in turn offers the sear various data sanders in addition to the voice serve

October 1987


POWER PEEDING

Figure 1 shows the CCITI recommended technique of pirantom power feeding as described in section 9 at 1,430. The current splits evenly between the two secondary windings. This in turn produces equal and opposite fluxes in the fraktiorner, that cancel each other thus preventing the core from saturable. The cour, thus preventing the core from saturable. The the fluxes in the secondary will depend on the longitudinal balance of the transformer and the reassuration line.

adis the basic rate access i.e. the physical communicaions between a terrainal and the first level of switching. For 1.430, Intel offers a transceiver which is capable of operating at either end of the loop, manaly the 29053.

The 29C53 is a four wire (two for transmit and two for eceive) transcriver operating over the "S" loop. The late transmitted by the 29C53 at the switch and the continual is at a rate of 192 kb/s; the effective data broughput is 144 kb/s. This data consists of two bearer shannels of 64 kb/s each (BI + B2) and a 16 kb/s D bearer bearer. The 39C53, additionally, incorporates some protocol processing for the D channel. This transcriver has four interfaces, namely the microprocessor port, a

29C53 Transceiver Line Interfacing



rel implementations. These implementations will adless hower feeding, the protection circuitry, the line ransformers and nower extraction. Throughout this afec, the approach has been to present various alteracted cancepts which may assist the designer in addressng a specific application.

HOATESTM SML

loch at the line rard and the terminal, there is a need to crowide isolation for the circuitry from the line itself. is well as isolation, it is also necessary to protect the quipment from any overvoltage conditions on the line.

JAGTINDER S. BOLARIA
TELECOM PRODUCT MARKETING

o send a ringing signal owing to the fact the grant of the control with the D channel.

Order Number: 270209-002



INTRODUCTION

Presently, the majority of the transmission from the telephone to the Central Switching system is analog. For this purpose the circuitry interfacing to the twisted pair line is optimized to operate between 300 and 3400 Hz. The essential line interface functions consist of isolation, over voltage protection, signaling, power feeding and a ringing signal insertion. With the advent of ISDN (Integrated Services Digital Network) these functions have to be reassessed.

ISDN is implemented with digital transmission from the subscriber to the switch, which in turn offers the user various data services in addition to the voice service. CCITT has various recommendations for the implementation of the ISDN network. Of these, I.430 details the basic rate access i.e. the physical communications between a terminal and the first level of switching. For I.430, Intel offers a transceiver which is capable of operating at either end of the loop, namely the 29C53.

The 29C53 is a four wire (two for transmit and two for receive) transceiver operating over the "S" loop. The data transmitted by the 29C53 at the switch and the terminal is at a rate of 192 kb/s; the effective data throughput is 144 kb/s. This data consists of two bearer channels of 64 kb/s each (B1 + B2) and a 16 kb/s D channel. The 29C53, additionally, incorporates some protocol processing for the D channel. This transceiver has four interfaces, namely the microprocessor port, a general purpose I/O port, the SLD port and the "S" loop interface. It is the loop interface requirements that are addressed by this application note.

This note will analyze the line interface requirement at both the line card and the terminal, and will offer general implementations. These implementations will address power feeding, the protection circuitry, the line transformers and power extraction. Throughout this brief, the approach has been to present various alternate concepts which may assist the designer in addressing a specific application.

LINE INTERFACE

Both at the line card and the terminal, there is a need to provide isolation for the circuitry from the line itself. As well as isolation, it is also necessary to protect the equipment from any overvoltage conditions on the line. Additionally the system may be designed to provide phantom power feeding i.e. the switching system delivers power to the terminal over the "S" loop. Unlike its analog counter part the digital line card does not need to send a ringing signal owing to the fact that all signaling is accommodated via the D channel.




Figure 1. Voltage Feeding

POWER FEEDING

Figure 1 shows the CCITT recommended technique of phantom power feeding as described in section 9 of I.430. The current splits evenly between the two secondary windings. This in turn produces equal and opposite fluxes in the transformer, that cancel each other out, thus preventing the core from saturating. The equality of the fluxes in the secondary will depend on the longitudinal balance of the transformer and the transmission line.

The scheme shown on Figure 1 may be wasteful of power when feeding short lines. One way around this would be to have a constant current feed, which will make the power consumption independent of the length of line. Figure 2 shows such an implementation.




Figure 2. Current Feeding



One way of reducing the power dissipation over the loop is to provide a variable voltage source, instead of the traditional fixed voltage. This can be accomplished by using a DC to DC converter, or a switching regulator. The feedback circuit of the switching regulator can be used to ensure that the regulator provides just enough voltage to maintain a pre-defined feed current down any length of line. The DC to DC converter can have a built in threshold detector, which would be used to release the line in case excessive currents are being drawn.

In the event of mains power loss, it is often required to maintain a minimal voice service powered off the line. Figure 3 shows the block diagram of a digital telephone, illustrating the necessary components required to maintain a voice service.




Figure 3. Digital Telephone

The 80C51 is a low power microcontroller while the 29C48 is an SLD compatible combo (codec and filter). The gains through the 29C48 can be set externally or programmed by the microcontroller via the SLD interface. The 29C48 is designed to allow insertion of sidetone and DTMF (dual tone multi-frequency); both these features are presently used to provide feedback to the user. The power required to provide a voice service can be split as shown below:

29C48	90 mW
29C53	100 mW
80C51	120 mW
Ancillary components	80 mW
TOTAL	400 mW maximum

Assuming a 70% efficient power converter, then 570 mW of power is required by the terminal. If the lowest allowed voltage drop at the terminal is 15V then the required current is 38 mA. Assuming, in accordance with I.430, that the minimum power feed voltage at the source is 38V, then a loop resistance of 600Ω can be

tolerated. This is ample for 1 km distance of the transmission lines presently in use (i.e. 1500m of 26AWG presents 400Ω at 20° C).

PROTECTION


Next, let us examine the question of protection. A telecommunication system comprises subscribers linked together through the cable plant and a switching network. The cable plant consists of multiple pairs of transmission lines, either suspended on poles, or buried in the earth. In either case, transient energy can be coupled from lightning (or other electromagnetic events) and conducted to the switch or the terminal. The other major source of transient energy is the commercial AC power system, where high currents that accompany faults can induce overvoltage in the lines, or the power lines can fall and make contact with the telephone lines. The latter is sometimes referred to as a mains or power cross.

It is generally agreed, as shown in Figure 4, that two or more levels of protection are required. The primary protector is usually placed on the line at a distance greater than 25m from the line card. The impedance of the line will ensure that the primary protector will operate first and the secondary protector will not be exposed to the full surge. If the primary protector is to be placed closer to the secondary, then a small resistor can be inserted in series with the line between the primary and the secondary protector (1). A 5Ω 3W resistor or a positive temperature coefficient resistor may be used. During a surge, the voltage drop across the resistor will increase allowing the voltage across the primary protector to build up thus driving it to conduction.

The primary protection can be a gas discharge tube, such as the General Instrument three terminal PMT3-(310). These devices consist of spaced metallic gaps enclosed in a combination of gases at low pressure. In the event of a surge, the gap breaks down, diverting the transient and thus rerouting the energy. These devices can be operated a number of times and present a capacitance of less than 5 pF. Since the templates in Figures 10 and 11 of I.430 specify a low output capacitance for the terminal and the network terminator, the low output capacitance feature of the gas discharge tube makes it ideal for ISDN i.e. it will have a minimal effect on the line drivers.

The secondary protection can be provided by Schottky diodes chosen for the low voltage drop and capacitance across them. The diodes are placed between the power supplies and the loop interface pins on the 29C53, thus forming a diode bridge across the line. This will ensure that the voltage on these pins does not exceed the power supplies by more than approximately 300 mV, thus fulfilling the specification that the voltage on any pin





responded that street high standy motor Figure 4. Protection

may not exceed the power supply by more than 500 mV. The 5V and ground connections to the diodes should be as close as possible to the 29C53 power supply pins, which in turn should be decoupled by a 0.1 µF capacitor. The capacitor serves a secondary function of bypassing surge currents. The particular diodes chosen are dependent on the expected surge current, however, BAT85 from Philips used in this application can withstand 200 mA forward current while presenting a maximum of 10 pF capacitance across it. It may be desired to limit the maximum current through the diodes. This can be achieved by placing a small value resistor in series with the diodes and the transformer. The value of this resistance can be extracted from the transformer design discussion. For the receive direction it is possible to replace the diode bridge by placing a resistance in series with the 29C53 receive pins. This series resistance will limit the surge current that the 29C53 is exposed to. The value of this resistance is limited by the input impedance presented by the 29C53 and the loss that can be tolerated in the received signal. The receive differential input impedance of the 29C53 is 100 K Ω . hence a 10 K\O resistor in each arm will reduce the received signal by 17%. the transient and thus recouling the energy.

In case of a mains cross, the loop can be made to self recover by using thermal devices such as the positive temperature coefficient thermister (PTC). Keystone Carbon Company has a range of PTCs specific to telephone line applications that they refer to as resettable fuses. Economic considerations may make this unjustifiable in which case a fusible resistor or link may be used.

Further protection may be deemed necessary, in which case two varistors can be placed across the line close to the transformer. The varistor has a volt-current relationship similar to a diode i.e. after a specified voltage across the varistor is reached, the current through it will rise dramatically; thus clamping the voltage to the specified level. A typical varistor that may be used as a back-up protection is the GE V220MA4B. This device typically presents a 21 pF capacitance.

The ideas discussed thus far are encompassed in Figure 5 for a minimal component count protection scheme.






Figure 5. Protection with Minimal Components

LINE TRANSFORMER

A transformer is used at both the terminal and the line card to provide isolation from the line. A well balanced I.430 transformer resolves the issue of DC currents since they induce self-cancelling fluxes. Generally speaking, a pulse transformer with minimum leakage inductance and self capacitance is required. The impedance templates in I.430 specify the minimum value of the inductance required at the line side. This value can be calculated to be 20 mH. A further requirement is to minimize the winding resistance, so that a minimal voltage is dropped across it. A 2.5:1 ratio transformer can be used with the 29C53 to produce the proper pulse amplitude. The transformer design discussed below can be used with the 29C53 at either the line card or the terminal. Alternatively it can be used for example purposes to aid designs.

The RM series of ferrite cores are chosen to facilitate easy winding and PCB mounting, additionally the RM series is available internationally from various vendors-Ferroxcube in the U.S. and Mullard in Europe, to name two. The RM6 core was selected to be the smallest size that accommodates wiring which does not exceed the maximum allowable DC resistance. The core material has to have a high enough permeability to allow the 20 mH inductance with a minimum number of turns hence, the Ferroxcube core material 3E2A was selected. This material has a very high inductance factor, A_L. This is given by the manufacturer as the inductance (in mH) per 1000 turns.

For the core RM6PL00-3E2A

A₁ = 6710 ± 25% more avode and beauties autient

Therefore minimum

 $A_L = 5032 \cong 5000$

The number of turns, Ns, required for 20 mH is given by:

Ns = 10³ √L/A_L L - required inductance in mH

Ns = 70 turns - assume 25 mH is required

The 29C53 side winding will require 2.5 times this number of turns.

Np = 175 turns and transfer and sonia OCA I set ni belt

The transformer is now ready to be wound, the 32 gauge wire will just fill the RM6PCB1 bobbin. The bobbin is started by bifilar winding the 175 turns. Bifilar winding is accomplished by taking two separate pieces of wire and winding them simultaneously. The finish of one winding is then soldered to the start of the other and often, as is the case in this implementation, the point of connection of the two wires (center tap) is brought out to a pin of the transformer. The remaining ends (start and finish) now comprise the winding. The transformer is now followed by 1½ layers of insulating tape. The insulating tape used was the Permacel P-256 which forms a dielectric capable of withstanding 5 KV, this serves to protect the line card and the subscribers



from lightning induced surges. The 70 turns are then bifilar wound; this results in a well balanced transformer. The start of one winding should be connected to the finish of the other and brought out to a pin, thus creating a center tap on the line winding. The transformer is then finished with $1\frac{1}{2}$ layer of insulating tape. The transformer thus designed gave satisfactory results in the lab and is characterized by the following:

Secondary inductance	Ls = 26 mH
Secondary leakage inductance	Is = $20 \mu H$
Secondary winding resistance	$Rs = 1.5\Omega$
Primary winding resistance	$Rp = 2.7\Omega$

The capacitance between the two bifilar windings was measured to be 100 pF and this may be too high for certain applications. For this case the bifilar winding can be replaced by the cross winding technique shown in Figure 6a. The two windings are now wound in opposite directions, one wire is on top on the top side while the other is on top on the bottom side. This technique reduced the above mentioned capacitance to less than 50 pF.




Figure 6a. Crosswinding

The 29C53 has been designed to drive voltages as specified in the I.430, since the transformer presents a series resistance, some of this voltage will be dropped across it. For the transformer designed above, the overall series resistance is $(2.7 + 1.5 \cdot 6.25) = 12\Omega$ which will result in a 3.8% error over the allowed peak transmit signal in I.430. This is acceptable as I.430 allows a 10% error for the peak voltage. If series resistors are required to protect the Schottky diodes, their value may be calculated by having the maximum allowed peak voltage error. Note that equal value resistors should be placed on both arms of the line. If larger values of protection resistors are required, the above procedure may be repeated with a larger core. This will allow the same inductance to be achieved with a fewer turns and the

larger core will make it possible to use a thicker wire. Both of these factors will contribute to reduce the winding resistance, hence a larger value diode protection resistor may be used. Alternatively, the transformer turns ratio can be decreased so that the output voltage is increased and hence more of it can be dropped across the series resistance. This in turn means that the value of this protection resistor can be increased. However, note that the 29C53 is only capable of driving loads greater than 200 Ω . If a turns ratio of 1.8:1 is used then the overall series resistance can be 64 Ω . This also increases the output impedance to 20Ω while transmitting a pulse. As discussed earlier this resistor can be larger on the 29C53 receive pins.

Some establishments may require further line isolation from the transformer in which case a Faraday shield can be placed in between the primary and the secondary windings. The Faraday shield can be made by wrapping 1½ layers of a copper tape (such as the permacel P-389) between the two windings. The copper tape should be insulated from the windings and should be brought out to the local ground. As well as isolating, the Faraday shield also serves to reduce the interwinding capacitance.

The transformer designed was connected up as shown in Figure 6b to measure its longitudinal balance.




Figure 6b. Longitudinal Balance
Let v = vi/2.5
Then longitudinal balance is given by: 20 Log V/Vo

Measurements conducted showed this figure to be better than 70 dB for the frequency range of 10 KHz to 1

The center tap on the primary (29C53 side) is coupled to ground via a 10 nF capacitor. In this manner longitudinal signals on the primary are bypassed to ground. Measurements produced greater than 70 dB of longitudinal signal rejection.

intel

When designing the System board, special care should be paid to the layout. The transformer and the 29C53 should both be placed on a ground plane. The connecting tracks from the 29C53 to the transformer should be as short as possible. The two devices should be placed close to the edge where the transmission lines interface, while the high frequency logic should be placed on the opposite edge. The analog ground wiring should follow a star configuration and should have a separate isolated lead originating from the system ground where it enters the board.

Though the analysis of pulse transformers is beyond the scope of this brief (2), one should be aware of the pertinent parameters affecting the good reproduction of the pulse. The pulse transformer is generally analyzed by different equivalent circuits, depicting the varying phases of the pulse.

Figure 7 shows these circuits. The pulse shape is then optimized by considering the transient response of the equivalent circuits.

The pulse response of the transformer is characterized by a finite rise time, a decaying top period and finite fall time as depicted in Figure 7d. The fastest rise time that can be obtained without overshoot is for the critically damped case and is given by:

$$tr = 3.35 \sqrt{\alpha Lc}$$
 where $\alpha = R_L / (Rg + R_L)$

For the top period, there will be some decay leading to a fractional droop, this is given by:

$$D \cong \tau \frac{Lp}{R}$$
 where $\tau =$ pulse width $R = R_L$ and R_R in parallel

The fall period is characterized by the second order circuit of Figure 7c; the primary concern here to prevent severe undershoot or backswing when the 29C53 transmitter is in the high impedance mode. This can best be achieved by having an overdamped system, which is the case when:

secondary cell can be used as battery back-up in con-




Figure 7. (a) Equivalent Circuits for Rise Period (b) Top and Decay Period (c) Fall Period (d) The Pulse Response

are companies with the 29003. I wo examples are the AIE Magnetics 325-0172 and the CTM Magnetics 25585. Most manufacturers will modify their design to meet the requirements of a particular application.

POWER EXTRACTION

The same transformer can be used at both the line card and the terminal, and the same protection scheme can be used at both ends of the loop. The need now arises to provide power to the terminal. There are a number of ways of providing power to the terminal, for instance a secondary cell can be used as battery back-up in conjunction with a main supply. There is also some scope for trickle charging secondary cells from the line or from a small solar cell array, but the drawback with secondary cells tends to be their short life span. This disadvantage can be offset by using special purpose primary cells as a back-up supply, these do not need any charging circuitry and can be expected to have life expectancy twice that of the secondary cells. Finally, the power can be fed from the switch, in which case a regulator is required at the terminal to extract the power off the line. Figure 8 illustrates this approach.




Figure 8. Power Extraction

A DC to DC converter is required to convert the line voltage to 5V for the local circuitry. In order to obtain the lowest losses in the conversion process, it is necessary to use a high efficiency regulator, specifically, a switched mode regulator. Basically, there are three types of switched mode power supplies, the forward, the push pull and the flyback converter (3). This section is devoted to the flyback implementation of a DC to DC converter. The flyback is the most suitable converter for this application, as it provides the highest achievable efficiency and the simplest drive circuitry. Figure 9 shows a block diagram of a flyback converter.





Figure 9. Flyback Converter



5-117



In the flyback inductor, energy is inductively stored during the switch on period, and then passed to the load during the switch off, or the flyback period. During the switch on period, the output diode does not conduct so that the energy in the choke (although appearing as a transformer, this element will be referred to as the choke in accordance with its function) builds up with rising current. While the switch is off the choke voltage reverses in polarity causing the output diode to conduct whereupon the inductive energy is discharged into the output capacitor to form a DC voltage. Regulation is achieved by modulating the oscillator duty cycle, which effectively varies the switch on/off periods. In Figure 9 the diode bridge ensures the correct polarity for the converter while the opto-isolator completes the input to output isolation.

Figure 10 shows a discrete circuit implementation of a DC to DC converter. This circuit was designed to regulate a 5V output for 20-60V input voltage. This implementation provides a maximum power of at least 450 mW. The DC to DC converter consists of an oscillator, a pulse width modulator incorporating an error amplifier and isolating stage, the start up circuitry and the flyback converter. When T5 is on, the choke stores energy and reverse biases diodes D8, D9 and D10. While T5 is off, the choke voltage is negative, hence diodes D8, 9 and 10 are all forward biased and thus build a DC voltage on their respective capacitors. Note that due to the reverse winding technique, the voltage in the output windings are opposite in polarity to the switch winding. The 5V output is regulated by comparing it to a reference voltage, the error in the comparison is then used to modify the transistor T5 on time in such a way so as to keep the 5V output constant.

The diode bridge D1-D4 ensures a certain polarity of the DC voltage for the converter, this is necessary in case the network uses polarity reversal for signaling. The decoupling capacitor Cl serves a secondary function of bypassing any induced surge current. One half of the Schmitt NAND gate CD4093 is used to form a 25 KHz oscillator.

At the output, the opto-isolator in conjunction with the regulating diode TL431 is used to generate an error

current. The current through the regulating diode is proportional to the voltage difference between the output and the reference. This device is available from Texas Instruments and Motorola amongst others. Figure 11 illustrates its function.




Figure 11. Regulator

For the regulator diode, the output voltage is given by:

Vout = $(1 + R_{10} / R_9)$ Vref where Vref is typically 2.5V. If $R_{10} = R_9$ then Vout = 5V

The current through the regulating diode will increase or decrease with a respective change in the output voltage. This change in current is coupled to the output of the oscillator through the opto-isolator. The opto-isolator used is a Hewlett Packard 6N139, which has Darlington transistor stage providing high current gain that results in a lower power dissipation in the opto-isolator. The current through the isolator differentiates the output of the oscillator through capacitor C3. This differentiated signal is then squared off to define the switching transistor T5 on period. T5 is an IRFD110 MOS-FET and is available from International Rectifier. The isolator current and hence the output voltage control the amount of differentiation or the transistor T5 on period as illustrated in Figure 12. Thus regulation is achieved, as the on period is reduced with increasing output voltage and vice versa.




Figure 12. Pulse Width Modulation

impedance driving stage for the switching transistor. The fast current sinking and sourcing will ensure fast switching of transistor T5.

The input capacitance of the MOSFET IRFD110 is a maximum of 200 pF. Without the buffer stage the MOSFET will stay in the linear region longer before saturating, thus resulting in a slower switching speed. The slow switching in turn will result in a lower overall efficiency for the converter.

The resistor R6 and transistor T4 provide current overload protection. Transistor T4 will conduct when the voltage across R6 exceed 0.6V or conversely, the current through it is greater than 150 mA. With T4 conducting, the drive to the MOSFET is nulled by the associated NAND gate.

The transformer choke is a three winding transformer consisting of the switching winding, the output winding, which is split for the $+5\mathrm{V}$ and $-5\mathrm{V}$ and the selfbias winding. The transformer is designed for complete energy transfer under no load conditions and incomplete energy transfer under full load conditions. Figure 13 shows the wave forms of the two modes.

hibits a lower peak switching transistor current, while the complete mode at lower power assures a smaller core. The inductance required to achieve this is 6.5 mH for the switch winding. The core used was an RM6CA400-3B7. The number of turns required to achieve this inductance is 130 and for a 20-60V line voltage, 50 turns are required for a +5V output, hence use 50 turns for the -5V too. The self bias winding uses 70 turns. The transformer was wound with 130 turns of 34AWG, followed by 50 bifilar turns of 32AWG and finished off with 70 turns of 32AWG. The dot scheme in Figure 10 should be adhered to. The bobbin is then immersed in varnish such as the Dolph's BC356 to dispel any moisture and to provide a protective coating. Alternatively, a commercially available DC to DC converter transformer such as the 326-0533 can be purchased from AIE Magnetics.

At start up, the converter is powered by the linear regulator D5, Rl and Tl, which sets the power supply at 5.3V. After start up the self bias winding forces the voltage on C4 to be between 7 and 15 volts, which will back bias diode D6, thus turning off the linear regulator. Under this condition the power supply provides a self bias voltage to keep it running, while little power is





Figure 13. (a) Current Voltage Waveforms for Complete Energy Transfer
(b) Waveforms for Incomplete Energy Transfer



ne voltage and 400 mW output power. This shows the hack converter working in the incomplete energy cansfer mode. The results obtained in the lab gave an verall efficiency of better than 67% and a power supply ripple of less than 25 mV. The no load power continuation was less than 25 mW. Regulation of the output voltage was better than 150 mV.

The design was were wrapped to illustrate use concept of power carraction and can of course, be optimized for better performance. Special care should be paid to the layout, Figure 15 thows good layout principles. Use sur ground connections to avoid current loops in the ground.

All lead lengths going to the switching MOSPET should be minimized and in particular the gate lead.

The registre is series with the MOSPET should be




Figure 14. Converter Oscillograms

dissipated in the start up regulator. Transistor Tl is selected so that the base-collector can sustain the high voltage stress when it is off. The -5V supply will only be regulated if the load on that winding is the same as that on the +5V winding. If this is not possible, it may be necessary to use a linear post regulator to obtain a regulated -5V supply.

Figure 14 shows the volt-current oscillograms for a 30V line voltage and 400 mW output power. This shows the flyback converter working in the incomplete energy transfer mode. The results obtained in the lab gave an overall efficiency of better than 67% and a power supply ripple of less than 25 mV. The no load power consumption was less than 50 mW. Regulation of the output voltage was better than 150 mV.

The design was wire wrapped to illustrate the concept of power extraction and can of course, be optimized for better performance. Special care should be paid to the layout; Figure 15 shows good layout principles. Use star ground connections to avoid current loops in the ground.

All lead lengths going to the switching MOSFET should be minimized and in particular the gate lead. The resistor in series with the MOSFET should be

placed as close to the gate lead as possible. These precautions will avoid undesired oscillations in the MOS-FET. The output stage uses Schottky diode and low ESR capacitors to reduce power dissipation. In the event of any undesired EMI radiation the transformer can be placed in an electromagnetic container and the converter can be enclosed in a copper container.




Figure 15. Good Layout Principles





POWER FAILURE CONSIDERATIONS

Without power the line interface pins of the 29C53 appear as diode drops across the line. This means that the transmitter of the Network Terminator and the powered on terminals in a multidrop configuration will be terminated by a diode instead of the usual 50Ω . In the event of a failure, it therefore becomes necessary to isolate the offending terminal from the line. This can be done by providing a switch in the transmit path that is normally closed and opens when no power is applied.




Figure 16. Isolation of Equipment in Case of Power Failure

In the receive path, it is only necessary to increase the impedance seen by the line. One way to implement this principle is to use a MOSFET bilateral switch in the transmit path and to place series resistors in the receive path, such that the impedance seen by the line is greater than 2500Ω . Figure 16 illustrates this approach. A noteworthy point is that the series resistors in the receive path not only provide terminal isolation in case of failure but also protect the terminal from current surges.

When there is power, the two MOSFETS will be on and appear as a small on resistance, which has to be included in the line transformer design analysis. When there is no power, the MOSFETS appear as back to back diodes, thus stopping any AC flow. The VN0300 MOSFETS manufactured by Siliconix may be used, when on they present a 1.2Ω resistance each. Note that in order to ensure that the MOSFETS conduct it is necessary to have a 10V supply in the system. If this is not possible the MOSFETS can be replaced by a Reed relay which presents a lower on resistance and capacitance but has the disadvantage of consuming more power. A low power relay could not be located hence a vendor was requested to customize one. Figure 17 shows the isolation technique using the Wabash 1992-2-1 25 mW relay which will operate at 3.8V and release at 0.5V. minutes at yingua sewoo about dativa




Figure 17. Power Failure Isolation



CONCLUSION over sale dewrood at small mad the

Specific implementations have been provided for the general aspects of line interfacing at both the line card and the terminal end. These solutions can be taken as they are and placed in the particular application or used to aid a system design.

The fixed voltage or constant current feed are both simpler and more economical to realize in discrete form; however the constant current variable voltage scheme may be more suitable in an integrated form. The power converter discussed was based on a low cost simple implementation and it is certainly possible to optimize it to obtain conversion efficiencies in the 75% range. As an alternative to discrete implementations, a low power switch mode power supply is commercially available from Fairchild and Motorola, to name two. In addition Harris Corporation plans to make available a power converter specific to ISDN implementations.

The protection circuits and the transformer, however, can only be provided in discrete form at the present time. The concepts presented in the protection section emphasized low capacitance and maximum protection. The section took an overkill approach and as such a subset of the discussed ideas should suffice most applications. The transformer designed pointed out the relevant parameters to consider and can be used as it is or modified to the particular application. Of course the ISDN transformer is also commercially available.

REFERENCES

- Protecting against surge voltages in short and long branch circuits. By Shanawaz M. Khan, Communications Systems Equipment Design, December 1984
- Transformers for electronic circuits. By Nathan R. Grossner, McGraw Hill
- 3. Design of solid state power supplies. By Eugene R. Hnatek, Von Nostrand Reinhold Company

APPLICATION



October 1987

ISDN Applications with 29C53 and 80188

HERBERT WEBER TELECOM OPERATIONS (30) modissioning baseless quites (160) *

Order Number: 270247-002

A terminal adaptor, or "TA", is the link between existing non-ISDN equipment like terminals, facsimile, printers and the ISDN network. The function of this application is to effectively replace equipment such as a modem. Usually provided as a separate box, it processes RS232 or X.21 data and places it on the 4 wire "S' loop. No change at the terminal is required to make it ISDN compatible.

The design is based on a 29C53 transceiver for the ISDN connection and an 80188 microprocessor in combination with an 82530 communications controller for the data connection. Benefits of the application are:

- Data rates up to 19.2 Kb/s using an RS232 interface or up to 48 Kb/s using an X.21 interface.
- · Compact design and low cost.
- · Virtually error free transmission.

Link Setup

The user sets up a call in the same manner as a Hayes* modem user does, i.e. a command is transferred to the adaptor via the RS232 interface. The command takes the form of an ASCII string in which the first 2 characters are "AT".

The 80188 accepts the command and begins the call setup procedure by communicating the call's destination to the NT (or CO). This is achieved by passing call setup messages to a link level protocol, which is passed to the NT over the physical level (S bus). The partitioning of the tasks is as follows:

82530

Full duplex, dual channel serial communications controller capable of working in asynchronous, bit or byte synchronous modes. The 82530 receives commands from the terminal's RS232 or X.21 interface and passes them on to the 80188.

80188

After having received the dialing information from the keyboard, the 80188 sets up the call via the 29C53 D-channel by sending the appropriate CCITT message up the link.

- Call setup message generation (CCITT I.451).
- *Hayes is a registered trademark of Hayes Microcomputer Products, Inc.

- Upper portion of link access procedure (CCITT I.440) handling:
 - Multiple logic channels
 - Sequence control
 - Error correction (retransmission)
 - Flow control

EPLD

- Interface conversion, serial to/from SLD
- B-channel assignment

29C53

- Physical level interface (CCITT I.430)
- Lower portion of the link access procedure:
 - Zero insertion/deletion
 - CRC generation and checking
 - Flag appending and detection
- D-channel message buffering

The 80188 passes the information for the D-channel messages via the parallel bus into the FIFO's of the 29C53.

The NT grants a B-channel (if available) to the TA and the channel is now ready for data transfer.


Data Transfer

An indication is given to the user's terminal via the RS232 or X.21 port that communication may commence. Any subsequent data, from the terminal, is treated as follows:

Data from the terminal passes via the 82530 to RAM via one of the 80188 DMA channels.

The 80188 fetches the data from RAM, depacketizes and packetizes it before sending it back to the 82530 where a protective HDLC protocol is added.

From the 82530 the data reaches the EPLD to be inserted into the B1 or B2 channel on the SLD bus. The 29C53 sends it out over the "S" interface.



Transaction Figure 1. Terminal Adaptor assessment valuable bas organized with self-



ISDN PHONE WITH BUILT IN TERMINAL ADAPTOR (TA)

Figure 2 shows the concept of an ISDN phone with hookup to standard sync/async terminals. No change at the terminal is required to make it ISDN compatible.

The design is based on a 29C53 transceiver for the ISDN connection, a 29C48 combo for the voice connection and an 80188 microprocessor in combination with an 82530 communications controller for the data connection. Benefits of the application are:

- Data rates up to 19.2 kb/s using an RS232 interface or up to 48 kb/s using an X.21 interface.
- · Compact design and low cost.
- · Virtually error free transmission.

Link Setup

Applies both for speech and data links. The 80188 accepts the command and begins the call setup procedure by communicating the call's destination to the NT (or CO). This is achieved by passing call setup messages to a link level protocol, which is passed to the NT over the physical level (S-bus). The partitioning of the tasks is as follows:

8279

The 8279 keyboard and display controller scans the telephone number pad and supports a small telephone display. Calls are initiated either through the terminal keyboard using an extended Hayes Smart Modem command set or via the telephone number pad.

82530

Full duplex, dual channel serial communications controller capable of working in asynchronous, bit or byte synchronous modes. The 82530 receives commands from the terminal's RS232 or X.21 interface and passes them on to the 80188.

80188

After having received the dialing information from either keyboard, the 80188 sets up the call via the 29C53 D-channel by sending the appropriate message up the link.

- Call setup message generation (CCITT I.451)
- Upper portion of link access procedure (CCITT I.440) handling:
 - Multiple logic channels
 - Sequence control

- Error correction (retransmission)
- Flow control

EPLD

- Interface conversion, serial to/from SLD
- B-channel assignment

29C53

- Physical level interface (CCITT I.430)
- Lower portion of the link access procedure:
 - Zero insertion/deletion
 - CRC generation and checking
- Flag appending and detection
- D-channel message buffering

The 80188 passes the information for the D-channel messages via the parallel bus into the FIFO's of the 29C53.

The NT grants a B-channel (if available) to the TA and the channel is now ready for data transfer.

Information Transfer

VOICE

The voice transfer is supported by the 29C48 which transmits the voice on either the B1 or B2 channel (controlled by the EPLD) into the 29C53 and onward to the S-bus.

DATA

An indication is given to the user's terminal via the RS232 or X.21 port that communication may commence. Any subsequent data, from the terminal, is treated as follows:

Data from the terminal passes via the 82530 to RAM via one of the 80188 DMA channels.

The 80188 fetches the data from RAM, depacketizes and packetizes it before sending it back to the 82530 where a protective HDLC protocol is added.

From the 82530, the data reaches the EPLD to be inserted into the B1 or B2 channel on the SLD bus. The 29C53 sends it out over the "S" interface.





Figure 2. ISDN Phone With Built In Terminal Adaptor



5-127



PERSONAL COMPUTER INTERFACE

Like the terminal adaptor, the ISDN PC adaptor provides a link to the ISDN network. The ISDN Co-Processor shown in Figure 3 implements the hardware functions required to support the CCITT I-series "S" interface.

The ISDN Co-Processor is using the 80188 microprocessor in combination with an 82530 serial communications controller for data processing, dual port RAM as interface and buffer to the host bus, the 29C48 Codec/filter for voice support and the 29C53 transceiver for the ISDN connection.

The ISP188 ISDN Software Package is optimized for this hardware configuration.

Co-Processor

The PC adaptor is an intelligent communications subsystem designed to function as a slave processor board in the PC. This relieves the host processor of much of the communications function.

82530

Full duplex, dual channel serial communications controller. One of the two channels is attached to either of the B channels and operates at 64 kb/s. The second channel is available to external datacom equipment via an optional serial port, or for connection to the second B channel.

29C48

Voice conversion and interface to the four wire handset is performed by this software programmable integrated Codec/filter combo. Designed for ISDN terminal applications it offers programmable gain in transmit and receive direction for user loudness control and adaptation to local network requirements as well as sidetone insertion and tone injection for locally produced feedback signals.

The 29C48 can access either B1 or B2 channel by setting the B Sel pin accordingly.

29C53

"S" bus transceiver and D channel controller in a single chip. The 29C53 provides the physical level interface to the "S" bus in accordance to CCITT I.430 and the lower portion of the link access protocol. Activation, deactivation, zero insertion/deletion, CRC generation and checking and flag appending and detection are performed by the 29C53, the higher level portions of LABD are executed on the 80188 and passed on to the 29C53 via the parallel bus into the FIFO's.

B channel access is via the SLD serial port. Voice signals are directly passed on to the 29C48. Data is extracted and injected by the EPLD (Erasable, Programmable Logic Device) which performs the B channel assignment and the interface conversion to the 82530.




Figure 3. Personal Computer Interface

intel

Teln

FULL FEATURE ISDN LINE CARD




Figure 4. Full Feature ISDN Line Card

The addition of ISDN line cards to a PABX provides the user with access to the ISDN network. While the analog line card provides access for standard telephone as well as for modems, ISDN terminal adaptors, terminals and phones are connected to the ISDN line card via a 4 wire 'S' loop. The described application provides all functions to separate voice and switched data (B-channels) from signaling and packetized data (D-channel).

Intel's 2952 Line Card Controller provides the foundation for the PBX backplane interface, allowing eight 29C53's and with it, eight "S" interface loops, to hook up in parallel to the line card.

The 29C53 and 80188 together handle the processing of D-channel protocols and messages as follows:

- The 29C53 executes all bit level HDLC processing, puts the "raw" messages into its FIFO and raises the interrupt signal.
- A special status register in the 29C53s allows the 80188, through a single status read operation, to determine which of the 29C53s is requiring interrupt servicing, i.e. has D-channel messages(s) in its FIFO.
- The 80188 accesses the FIFO concerned and the data is transferred to RAM.

 The 80188 determines whether the data is for signaling (S-packet) or is a message to be sent out over the packet (P-packet) switched network.

Signaling information can be processed locally or sent via the 2952 either interleaved on the PCM highway or separately over the HDLC serial control channel.

If the data is of "P" type, meant for the packet switched network, it is DMA'd into the 82530 serial communications controller which performs the necessary HDLC transmission, again without any CPU involvement.

5. The 80188 software is responsible for sending out acknowledgements for received messages from the 29C53's D-channel and can thus support large window sizes.

B-channel information is directly passed from the "S" loop over the 29C53 and 2952 to the switch backplane.

For transmission in the opposite direction, the procedure is equivalent to the one described above.



OTHER AVAILABLE TELECOM LITERATURE

	Title	Order Number
	2952 Reference Manual	270065-001
CONTROL	iATC 2952 Line Card Controller Reference Card	270059-001
	Line Card Development Kit Users Guide	SLD Skip Skip Skip Skip Skip Skip Skip Skip
	Analog Line Card Designs Using iATC Components	CONSTRUCTION OF THE PARTY OF TH
	29C53 Reference Manual	270151-001
	29C53 Line Card Evaluation Kit (LEK) Manual	- Contraction and
	29C53 Terminal Evaluation Kit (TEK) Manual	18K RAM Sopression
	CS LOOK PSC2, 3	

Figure A. Full Feature ISDN Line Card

The addition of ISDN line cards to a PABX provides the user with access to the ISDN network. While the malog line card provides access for standard telephone as well as for moderns, ISDN terminal adaptors, terminals and phones are connected to the ISDN line card it a 4-wire S' loop. The described application provides all functions to separate voice and switched data (B-chancis) from signaling and packetized data (D-chan-

Intel's 2952 Line Card Controller provides the foundation for the PBX backplane interface, allowing eight 29C53's and with it, eight "S" interface loops, to hook up in parallel to the line card.

The 29C53 and 80188 together headle the processing of D-channel protocols and messages as follows:

- The 29C53 executes all bit level HDLC processing puts the "raw" messages into its FIFO and raises the interract signal.
- 2. A special status register in the 29C53s allows the 80188, shrough a single status read operation, to determine which of the 29C53s is requiring interrupt servicing, i.e. has D-channel messages(s) in its FIFO.
- J. The 80188 accesses the FIFO concerned and the

 The 80188 determines whether the data is for signaling (S-packet) or is a message to be sent out over the nuclest (P-ranket) soutcled network.

lignaling information can be processed locally or out via the 2952 exter interienced on the PCM ignorest separately over the HDLC serial control

If the data is of "P" type, meant for the packet switched network, it is DMA'd into the 82530 serial communications controller which performs the necessary HDLC transmission, again without any CPU

5. The 80188 software is responsible for sending out acknowledgements for received messages from the 29C53's Dehannel and can thus support large window since

B-channel information is directly passed from the "S" loop over the 29C53 and 1952 to the switch backplane.

For transmission in the opposite direction, the proce-

PCM Codec/Filter and Combo

6

and Combo



2910A PCM CODEC - μ LAW 8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G712 Compatible, ATT T1 Compatible with 8th Bit Signaling
- Microcomputer Interface with On-Chip Timeslot Computation
- Simple Direct Mode Interface When **Fixed Timeslots are Used**
- \pm 5% Power Supplies: +12V, +5V, -5V
- 78dB Dynamic Range, with Resolution Equivalent to 12-Bit Linear Conversion **Around Zero**
- Precision On-Chip Voltage Reference
- Low Power Consumption 230 mW Typ. Standby Power 33mW Typ.
- Fabricated with Reliable N-Channel **MOS Process**


The Intel 2910A is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link and provide in-band signaling.

The primary applications are in telephone systems:

- Transmission
- —T1 Carrier
- Switching
- -Digital PBX's and Central Office Switching Systems
- Concentration
- -Subscriber Carrier/Concentrators

The wide dynamic range of the 2910A (78dB) and the minimal conversion time (80 usec minimum) make it an ideal product for other applications, like:

Date Acquisition
 Telemetry
 Secure Communications Systems
 Signal Processing Systems



7.01	-	7 /	-	
CAP 1X	1	0	24	CLKC
CAP 2x	2		23	□ D _C
VF _X	3		22	□ V _{BB}
AUTO [4		21	SIGX
GRDA	5		20	□ FS _X
SIGR	6	2910A	19	CLKX
V _{DD}	7		18] FSR
D _R	8		17	CLKR
PDN [9		16	□ Vcc
VFR	10		15	TSX
NC [11		14] P _X
NC [12	THE	13	GRDD
	7,14	00	678	5-1

Figure 2. Pin Configuration

CAP 1 _X , CAP 2 _X	Holding Capacitor
VFX	Analog Input
VFR	Analog Output
DR, DC, SIGX	Digital Input
SIGR, DX, TSX	Digital Output
CLKC, CLKX, CLKR	Clock Input
FS _X , FS _R	Frame Sync Input
AUTO	Auto Zero Output
V _{BB}	Power (-5V)
Vcc	Power (+5V)
V _{DD}	Power (+12V)
PDN	Power Down
GRDA	Analog Ground
GRDD	Digital Ground
NC	No Connect

Figure 3. Pin Names



ACC Pin Description | CMASK

Pin No.	Symbol	Function	Description along James 1848 E
nversion	CAP1 _X	Hold	Connections for the transmit holding capacitor. Refer to Applications section.
3 avT Wm	VF _X	Input	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FS_{X_i} and the sample value is held in the external capacitor connected to the $CAP1_X$ and $CAP2_X$ leads until the encoding process is completed.
4 iw betsond	OTUA Decoderi, fa ple and note	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive inputs). Refer to the Codec Applications section.
5 ilangie b	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6	SIGR	Output	Signaling output. SIG _R is updated with the 8th bit of the receive PCM word on signaling frames, and is latched between two signaling frames. TTL interface.
7	V _{DD}	Power	+ 12V ± 5%; referenced to GRDA.
8 emetayi	D _R	Input	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8 bits) through this lead at the proper time defined by FS _R , CLK _R , D _C , and CLK _C .
9	PDN	Output	Active high when Codec is in the power down state. Open drain output.
10	VFR	Output	Analog output. The voltage present on VF _R is the decoded value of the PCM word received on lead D _R . This value is held constant between two conversions.
11	NC NC	No Connects	Recommended practice is to strap these NC's to GRDA.
13	GRDD	Ground	Ground return common to the logic power supply, V _{CC} .
14 r-asvaco niq.s.	D _X	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FS_{X_i} , CLK_{X_i} , D_{C_i} , and CLK_{C_i} . TTL three-state output.
15 grobert 15 groben 16 groben 17 groben 18 gr	TS _X	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the D_X lead. (Timeslot information used for diagnostic purposes and also to gate the data on the D_X lead.) Open drain output.
16	V _C C	Power	+5V±5%, referenced to GRDD.
17 05 object	CLKR	Input	Master receive clock defining the bit rate on the receive PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
1800 BORD Strateg Ground Disconnect National	FSR ACAGO COMPANIES OF THE PROPERTY ACAGO COMPANIES OF THE PRO	Input 87800	Frame synchronization pulse for the receive PCM highway. Resets the on-chip timeslot counter for the receive side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames and signaling frames on the receive side. TTL interface.



Pin No.	Symbol	Function	one, busy tone, ring back (not percent), and
19.	CLK _X	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
20	FS _X	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip timeslot counter for the transmit side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames and signaling frames on the transmit side. TTL interface.
21	SIGX	Input	Signaling input. This digital input is transmitted as the 8th bit of the PCM word on the D_{χ} lead, on signaling frames. TTL interface.
22	V _{BB}	Power	-5V±5%, referenced to GRDA.
23 sbrow 10) taol of new	Dc brow lottnoo	the stain the word is loaded	Data input to program the Codec for the chosen mode of operation. Becomes an active low chip select when CLK _C is tied to V _{CC} . TTL interface.
24	CLKC	Input	Clock input to clock in the data on the D_C lead when the timeslot assignment feature is used; tied to V_{CC} to disable this feature. TTL interface.

Pin Description (Continued)

FUNCTIONAL DESCRIPTION

The 2910A PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.

In a typical telephone system the Codec is used between the PCM highways and the channel filters.

The Codec provides two major functions:

- Encoding and decoding of analog signals (voice and call progress tones)
- Encoding and decoding of the signaling and supervision information

On a non-signaling frame, the Codec encodes the incoming analog signal at the frame rate (FS_X) into an 8-bit PCM word which is sent out on the D_X lead at the proper time. Similarly, the Codec fetches an 8-bit PCM word from the receive highway (D_R lead) and decodes an analog value which will remain constant on lead VF_R until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.

For channel associated signaling, the Codec transmit side will encode the incoming analog signal as

previously described and substitute the signal present on lead SIG_X for the least significant bit of the encoded PCM word. Similarly, on a receive signaling frame, the Codec will decode the 7 most significant bits according to the CCITT G733 recommendation and will output the least significant bit value on the SIG_R lead until the next signaling frame. Signaling frames on the send and receive sides are independent of each other, and are selected by a double-width frame sync pulse on the appropriate channel.




Figure 4. Typical Line Termination



The 2910A Codec is intended to be used on line and trunk terminations. The call progress tones (dial tone, busy tone, ring-back tone, re-order tone), and the prerecorded announcements, can be sent through the voice-path; digital signaling (off hook and disconnect supervision, rotary dial pulses, ring control) is sent through the signaling path.


Circuitry is provided within the Codec to internally define the transmit and receive timeslots. In small systems this may eliminate the need for any external timeslot exchange; in large systems it provides one level of concentration. This feature can be bypassed and discrete timeslots sent to each Codec within a system.

In the power-down mode, most functions of the Codec are directly disabled to reduce power dissipation to a minimum.

CODEC OPERATION

Codec Control deals of any of bein beau at

The operation of the 2910A is defined by serially loading an 8-bit word through the D_C lead (data) and the CLK_C lead (clock). The loading is asynchronous with the other operations of the Codec, and takes place whenever transitions occur on the CLK_C lead. The D_C input is loaded in during the trailing edge of the CLK_C input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10), or whether the Codec should go into the standby, powerdown mode (11). In the last case (11), the following 6 bits are irrelevant.

The last 6 bits of the control word define the timeslot assignment, from 000000 (timeslot 1) to 1111111 (timeslot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

Bit 1		Bit 2	Mode
	onoite	0	X&R
1	0	unni1	X
	1	0	R
2	1	1	Standby

Desc.		В	it			61
3	4	5	6	7	8	Timeslot
0	0	0	0	0	0	1
0	0	0	0	0	1 .	2
Sign			ugal			o sic
			•			•
			•			•
			•	4		
1	1	1	19	1	1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of timeslots for switching applications.

Microcomputer Control Mode

In the microcomputer mode, each Codec performs its own timeslot computation independently for the transmit and receive channels by counting clock pulses (CLKX and CLKR). All Codecs tied to the same data bus receive identical framing pulses (FSx and FSR). The framing pulses reset the on-chip timeslot counters every frame; hence the timeslot counters of all devices are synchronized. Each Codec is programmed via CLKC and DC for the desired transmit and receive timeslots according to the description in the Codec Control Section. All Codecs tied to the same DR bus will, in general, have different receive timeslots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codecs may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous (CLK_X = CLK_R). There are no other restrictions on timeslot assignments; a device may have the same transmit and receive timeslot even if a single bus is

There are several requirements for using the CLK_C-D_C interface in the microcomputer mode.

 A complete timeslot assignment, consisting of eight negative transitions of CLK_C, must be made in less than one frame period. The assignment intel

can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of 125 μs (for an 8 KHz frame rate). CLK_C must be left at a TTL low level when not assigning a time-slot.

- 2) A dead period of two frames must always be observed between successive timeslot assignments. The two frame delay is measured from the rising edge of the first CLK_C transition of the previous timeslot assigned.
- 3) When the device is in the power-down state (Standby), the following three-step sequence must be followed to power-up the codec to avoid contention on the transmit PCM highway.
- a) Assign a dummy transmit timeslot. The dummy should be at least two timeslots greater than the maximum valid system timeslot (usually 24 or 32). For example, in a 24 timeslot system, the dummy could be any timeslot between 26 and 64. This will power-up the transmit side, but prevent any spurious D_X or TS_X outputs.
 - b) Two frames later, assign the desired transmit timeslot.
- c) Two frames later assign the desired receive timeslot.
- 4) Initialization sequence: The device contains an on-chip power-on clear function which guarantees that with proper sequencing of the supplies (V_{CC} or V_{DD} on last), the device will initialize with no timeslot assigned to either the transmit or receive channel. After a supply failure or whenever

the supplies are applied, it is recommended that either power down assignment be made first, or the first timeslot assignment be a transmit timeslot or a transmit/receive timeslot. The consequence of making a receive timeslot assignment first, after supply application, is that the transmit channel will assume timeslot 1, potentially producing bus contention.

- 5) Transmit only/receive only operation is permitted provided that a power down assignment is made first. Otherwise, special circuits which use only one channel should be physically disconnected from the unused bus; this allows a timeslot to be made to an unused channel without consequence.
- 6) Both frame synchronizing pulses (FS_X, FS_R) must be active at all times after power on clear (after power supplies are turned on). This requirement must be met during powerdown and receive only or transmit only operation, as well as during normal transmit and receive operation.

Example of Microcomputer Control Mode:

The two words 01000001 and 10000010 have been loaded into the Codec. The transmit side is now programmed for timeslot 2 and the receive side for timeslot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the timeslot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during timeslot 3.




Figure 5. Microcomputer Mode Programming Example




Figure 6. Microcomputer Mode PCM Highway Example

In this example the Codec interface to the PCM highway then functions as shown above. (FS $_{\chi}$ and FS $_{R}$ may be asynchronous.)

Direct Control Mode

The direct mode of operation will be selected when the CLK_C pin is strapped to the +5 volt supply (V_{CC}). In this mode, the D_C pin is an active low chip select. In other words, when D_C is low, the device transmits and receives in the timeslots which follow the appropriate framing pulses. With D_C high the device is in the power down state. Even though CLK_C characteristics are simpler for the 2910A it will operate properly when plugged into a 2910 board.

Deactivation of a channel by removal of the appropriate framing pulse (FS $_{\rm X}$ or FS $_{\rm R}$) is not permitted. Specifically, framing pulses must be applied for a minimum of two frames after a change in state of D $_{\rm C}$ in order for the D $_{\rm C}$ change to be internally sensed. In particular, when entering standby in the direct mode, framing pulses must be applied as usual for two frames after D $_{\rm C}$ is brought high.

The Codec will enter the direct mode within three frame times (375 μ s) as measured from the time the device power supplies settle to within the speci-

fied limits. This assumes that CLK_C is tied to V_{CC} and that all clocks are available at the time the supplies have settled.

General Control Requirements

All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be deactivated by removal of its associated frame or bit clock while the other channel of the same device remains active.

A single channel cannot be deactivated except by physical disconnection of the data lead (D_X or D_R) from the system data bus. A device (both transmit and receive channels) may be deactivated in either control mode by powering down the device. Both channels are always powered down together.

Encoding

The VF signal to be encoded is input on the VF $_{\rm X}$ lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the CAP1 $_{\rm X}$ and CAP2 $_{\rm X}$ leads. The sampling and conversion is synchronized with the




Figure 7. Transmit Encoding



transmit timeslot. The PCM word is then output on the D_X lead at the proper timeslot occurrence of the following frame. The A/D converter saturates at approximately ± 2.2 volts RMS (± 3.1 volts peak).

Decoding analysis of new desired visited

The PCM word is fetched by the D_R lead from the PCM highway at the proper timeslot occurrence. The decoded value is held on an internal sample and hold capacitor. The buffered non-return to zero output signal on the VF_R lead has a dynamic range of approximately ± 2.2 volts RMS (± 3.1 volts peak).

Signaling

The duration of the FS_X and FS_R pulses defines whether a frame is an information frame or a signaling frame:

- A frame synchronization pulse which is a full clock period in duration (CLK_X period for FS_X, CLK_R period for FS_R) designates a non-signaling frame.
- A frame synchronization pulse which is two full clock periods in duration (two CLK_X periods for FS_X, two CLK_R periods for FS_R) designates a signaling frame.

On the encoding side, when the FS $_{\rm X}$ pulse is widened, the 8th bit of the PCM word will be replaced by the value on the SIG $_{\rm X}$ input at the time when the 8th bit is output on the D $_{\rm X}$ lead.

On the decoding side, when the FS $_{\rm R}$ pulse is widened, the 8th bit of the PCM word is detected and transmitted on the SIG $_{\rm R}$ lead. That output is latched until the next receiving signaling frame.

The remaining 7 bits are decoded according to the value given in the CCITT G733 recommendation. The SIG_R lead is reset to a TTL low level whenever the Codec is in the power-down state.




Figure 8. Transmit 8th Bit Signaling




Figure 9. Receive 8th Bit Signaling

The Codec will accept the standard D3/D4 framing format of 193 clock pulses per frame (equivalent to CLK_X, CLK_R of 1.544 Mb/s). However, the 193rd bit may be blanked (equivalent to CLK_X, CLK_R of 1.536 Mb/s) if desired.

clock period in duration (CLX), persurner 1-57

Standby Mode—Power Down

To minimize power consumption and heat dissipation a standby mode is provided where all Codec functions are disabled except for D_{C} and CLK_{C} leads. These allow the Codec to be reactivated. In the microcomputer mode the Codec is placed into standby by loading a control word (D_{C}) with a "1" in bits 1 and 2 locations. In the direct mode when D_{C} is brought high, the all "1's" control word is internally transferred to the control register, invoking the standby condition.

While in the standby mode, the D_X output is actively held in a high impedance state to guarantee that the PCM bus will not be driven. The SIG_R output is held low to provide a known condition and remains this way upon activation until it is changed by signaling.

The power consumption in the standby mode is typically 33 mW.

Power-On Clear

Whether the device is used in the direct or microcomputer mode, an internal reset (power-on clear) is generated, forcing the device into the power down state, when power is supplied by any of the following methods. (1) Device power supplies are turned on in a system power-up situation where either Vcc or V_{DD} is applied last. (2) A large supply transient causes either of the two positive supplies to drop to less than approximately 2 volts. (3) A board containing Codecs is plugged into a "hot" system where VCC or V_{DD} is the last contact made. It may be necessary to trim back the edge connector pins or fingers on VCC or V_{DD} relative to the other supply to guarantee that the power-on clear will operate properly when a board is plugged into a "hot" system. Furthermore, the Codec will inhibit activity on TSx and Dx during the application of power supplies.

The device is also tolerant of transients in the negative supply (V_{BB}) so long as V_{BB} remains more negative than -3.5 volts. V_{BB} transients which exceed this level should be detected and followed by a system reinitialization.

D/A Converter

The voltage reference is generated on the chip and is calibrated during the manufacturing process. The technique uses the difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature stable and bias stable reference voltage.

A gain setting op amp, programmed during manufacturing, "trims" the reference voltage source to the final precision voltage reference value provided to the D/A converter. The precision voltage reference determines the initial gain and dynamic range characteristics described in the A.C. Transmission Specification section.

μ-Law Conversion

 μ -law represents a particular implementation of a piece-wise linear approximation to a logarithmic compression curve which is:

$$F(x) = Sgn(x) \frac{\ln(1 + \mu|x|)}{\ln(1 + \mu)} 0 \le |x| \le 1$$

where x = input signal

Sgn(x) = sign of input signal

 $\mu = 255$ (defined by AT & T)

The 2910A μ = 255 law Codec uses a 15 segment approximation to the logarithmic law. Each segment consists of 16 steps. In adjacent segments the step sizes are in a ratio of two to one. Within each segment the step size is constant except for the first step of the first segment of the encoder, as indicated in the attached table. The output levels are midway between the corresponding decision levels. The output levels y_n are related to the input levels x_n by the expression:

$$y_n = \frac{x_n + x_{n+1}}{2}$$
 for $1 \le n \le 127$

$$y_0 = x_0 = 0$$
 for $n = 0$

These relationships are implicit in the following table.



Theoretical μ-Law—Positive Input Values (for Negative Input Values, Invert Bit 1)

1	2	3	4	5	6	7	8
Segment No. of Steps Number x Step Size		Value at Segment End	Decision Value	Decision Value x _n (1)	PCM Word(3)	Normalized Value at Decoder	Decoder Output Value
Number x Step Size	Points	Number n	value x _n (·/	MSB Bit Number LSB 1 2 3 4 5 6 7 8	Output y _n (4)	Number	
		8159(5)	(128)	(8159) -	10000000	8031	127
			127	7903 -	1000000	0001	
8	16 x 256		1		(see Note 2)		
			113	4319 -			
		4063	112	4063 -	10001111	4191	112
7	16 x 128	4000		1000	(and Note O)		
	10 X-120				(see Note 2)		
			97	2143 -	10011111	2079	96
		2015	96	2015 -	1001111	20/0	
6	16 x 64				(see Note 2)		
			81	1055 -	7.		
		991	80	991 -	10101111	1023	80
5	16 x 32	001			(see Note 2)		
	387800				(366 14016 2)		
			65	511 -	1011111	495	64
di alamas	e vela e l'est e	479	64	479 -	exacts unlarged tid T		
cample, the	16 x 16	der output	s dere den e	m stein	(see Note 2)	aling Irames, I tented in the o	reigni ki
	3, whereas if		49	239 -	the orth ni legular net	rom the deco	t bevineb
	regulate (f)	223	48	223 -	1 1 0 0 1 1 1 1	231	me bad
3	16 x 8				(see Note 2)		
				100		SHORE	PPLICA
		95	33	103 -	11011111	99	32
	101	95	32	95	A TORONOME TO		
2	16 x 4	vraab	03603	ENNS	(see Note 2)		
		CAP,	17	35 -	1 1 1 0 1 1 1 1	- 33	16
		31	16	31 -	1× 00 €		Ĭ
	15 x 2	259A3 Cap	THE SHARE		(see Note 2)		
		0	2	3 -	ions		
1		-		1 -	1111110	- 2	1
	1 x 1		THUS NO.	0 -	11111111	0	0

NOTES:

- 1. 8159 normalized value units correspond to the value of the on-chip voltage reference.
- 2. The PCM word corresponding to positive input values between two successive decision values numbered n and n+1 (see column 4) is (255-n) expressed as a binary number.
- 3. The PCM word on the highways is the same as the one shown in column 6.
- 4. The voltage output on the VF_R lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15 mV.
- 5. x₁₂₈ is a virtual decision value.






Figure 10. Codec Transfer Characteristic

During signaling frames, a 7-bit transfer characteristic is implemented in the decoder. This characteristic is derived from the decoder values in the attached table by assuming a value of "1" for the LSB (8th bit) and shifting the decoder transfer characteristics

one half-step away from the origin. For example, the maximum decoder output level for signaling frames has normalized value 7903, whereas it has value 8031 in normal (non-signaling) frames.

APPLICATIONS




Figure 11. Circuit Interface—without External Auto Zero



Holding Capacitor

For an 8 KHz sampling system the transmit holding capacitor CAP $_{\rm X}$ should be 2000 pF \pm 20%.

Auto Zero polito municion etulorda or esuroq

The 2910A contains a transparent on-chip auto zero plus a device pin for implementing a sign-bit driven external auto zero feedback loop. The on-chip auto zero reduces the input offset voltage of the encoder (VF_X) to less than 3 mV. For most telephony applications, this input offset is perfectly acceptable, since it insures the encoder is biased in the lower 25% of the first segment.

Where lower input offset is required the external auto zero loop may be used to bias the encoder exactly at the zero crossing point. The consequence of the external auto zero loop, aside from extra components, is the addition of the dithering auto-zero signal to the input signal, resulting in slightly higher idle channel noise (approximately 2dB) than when the external loop is not used. Consequently, where the application permits, it is recommended that the external auto zero loop not be used. When not used, the AUTO pin should float.

The circuit interface with auto zero drawing shows a possible connection between the VF $_{\rm X}$ and AUTO leads with the recommended values of C $_1$ = 0.3 μ F, R $_1$ = 150 K Ω , R $_2$ = 330 K Ω , and R $_3$ = 470 K Ω .

Filters Interface

The filters may be interfaced as shown in the circuit interface diagrams. Note that the output pulse stream is of the non-return-to-zero type and hence requires the (sin x)/x correction provided by the 2912A filter.

D_X Buffering

For higher drive capability or increased system reliability it may be desirable that the D_X output of a group of Codecs be buffered from the system PCM bus with an external three-state or open collector buffers. A buffer can be enabled with the appropriate Codec generated $\overline{TS}x$ signal or signals. $\overline{TS}x$ signal may also be used to activate external zero code suppression logic, since the occurrence of an active state of any $\overline{TS}x$ implies the existence of PCM voice bits (as opposed to transparent data bits) on the bus.




Figure 12. Circuit Interface—with External Auto Zero



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias10°C to +80°C
Storage Temperature65°C to +150°C
All Input or Output Voltages with Respect to V _{BB} 0.3V to +20V
V _{CC} , V _{DD} , GRDD, and GRDA with Respect to V _{BB}
Power Dissipation1.35W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A\!=\!0^{\circ}\text{C}$ to $+70^{\circ}\text{C},~V_{DD}\!=\!+12\text{V}~\pm5\%,~V_{CC}\!=\!+5\text{V}~\pm5\%,~V_{BB}\!=\!-5\text{V}~\pm5\%,~GRDA\!=\!0\text{V},~GRDD\!=\!0\text{V},~unless otherwise specified}$

DIGITAL INTERFACE

Symbol Spessor Pa	Parameter 300 94	sh voglaid Limits			Units	Test Conditions	
	be desirable that the Dx	v.Min	Typ(1)	Max	ng arit sai	d of heart ed year good over other	
1919 meteya	Low Level Input Current	of Cod	group	o e10eur	espa en	VIN < VILESONO ONES ON SILVINO	
IH CORDE	High Level Input Current	third & so	Dudfa budfa	100	μΑ	V _{IN} > V _{IH}	
Vic xet .	Input Low Voltage	c gener	Code	0.6	V	in the input signal resulting i	
VIH DOO OT	Input High Voltage	2.0	ysm -	entr neriw	dB) Vian	hannel noise (approximately 2	
Vol. Og	Output Low Voltage	of any T		xe edi ti besu lon	eque o fly, viended thind.	D _X , I _{OL} = 4.0 mA SIG _R , I _{OL} = 0.5 mA TSx, I _{OL} = 3.2 mA, Open Drain PDN, I _{OL} = 1.6 mA, Open Drain	
V _{OH}	Output High Voltage	2.4			V	D _X , I _{OH} = 15 mA SIG _R , I _{OH} = 0.08 mA	

ANALOG INTERFACE

AVIOC IIII III VICE						
Darameter	Limits				Test Conditions	
raiameter	Min	Typ(1)	Max	Ollits	Test conditions	
Input Impedance when Sampling, VF _X	125	300	500	Ω	in Series with CAP _X to GRDA -3.1V < V _{IN} < 3.1V -3.1V < V _{OUT} < 3.1V	
Small Signal Output	100	180	300	Ω		
Output Offset Voltage at VFR			±50	mV	all "1s" code sent to DR	
Input Offset Voltage at VFX	AOA	÷ .	±5	mV	VF _X Voltage Required to Produce all "1s" Code at D _X	
Output Low Voltage at AUTO		V _{BB}	(V _{BB} +2)	V	400 KΩ to GRDA	
Output High Voltage at AUTO	(V _{CC} -2)	Vcc	Input agents assess	V	400 KΩ to GRDA	
	Sampling, VF _X Small Signal Output Impedance, VF _R Output Offset Voltage at VF _R Input Offset Voltage at VF _X Output Low Voltage at AUTO	Input Impedance when Sampling, VF _X Small Signal Output 100 Impedance, VF _R Output Offset Voltage at VF _R Input Offset Voltage at VF _X Output Low Voltage at AUTO	Input Impedance when Sampling, VF _X Small Signal Output Impedance, VF _R Output Offset Voltage at VF _R Input Offset Voltage at AUTO VBB	Name	Parameter Min Typ(1) Max	

POWER DISSIPATION

Symbol	Parameter		Limits		Units	Test Conditions
		Min	Typ(1)	Max		
IDDO	Standby Current		0.7	1.1	mA	Auto Output = Open Cloc
Icco	Standby Current		4	7.0	mA	Frequency = 2.048 MHz
I _{BBO}	Standby Current		1	2.5	mA	
IDDI	Operating Current		11	16	mA	
Icci	Operating Current		13	21	mA	
I _{BBI}	Operating Current		4	6.0	mA	

NOTE

^{1.} Typical values are for T_A = 25°C and nominal power supply values.



A.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{DD} = +12V \pm 5$ %, $V_{CC} = +5V \pm 5$ %, $V_{BB} = -5V \pm 5$ %, GRDA=0V, GRDD=0V, unless otherwise specified

TRANSMISSION


Symbol	Parameter		Limits		Unit	Test Conditions
pero	Farameter field	Min	Typ(1)	Max	Oilit	
S/D (4)asik	Signal/Tone Distortion Ratio, C-Message Weighted Half Channel (See Figure 1)	36 30 27	(1) Ma 33 6.7	5.53 5.6	dB dB	$\begin{array}{l} \text{VF}_{\text{X}} = 1.02 \text{KHz, Sinusoid} \\ -30 \text{dBm0} \leq \text{VF}_{\text{X}} \leq 0 \text{dBm0} \\ -40 \text{dBm0} \leq \text{VF}_{\text{X}} < -30 \text{dBm0} \\ -45 \text{dBm0} \leq \text{VF}_{\text{X}} < -40 \text{dBm0} \end{array}$
ΔG	Gain Tracking Deviation Half Channel(2) Reference Level 0 dBm0	71	±0.25 0±0.60 ±1.5	±0.30 ±0.70 ±1.8	dB dB dB	$\begin{array}{l} \text{VF}_{\text{X}} = 1.02 \text{KHz, Sinusoid} \\ -37 \text{dBm0} \leq \text{VF}_{\text{X}} \leq +3 \text{dBm0} \\ -50 \text{dBm0} \leq \text{VF}_{\text{X}} < -37 \text{dBm0} \\ -55 \text{dBm0} \leq \text{VF}_{\text{X}} < -50 \text{dBm0} \end{array}$
ΔGV	ΔG Variation with Supplies Half Channel	1	±0.0002 ±0.0004 ±0.0004 ±0.0008		dB/mV dB/mV	$-37 \text{ dBm0} \le \text{VF}_{\text{X}} \le +3 \text{ dBm0}$ $-50 \text{ dBm0} \le \text{VF}_{\text{X}} < -37 \text{ dBm0}$
ΔG_T	ΔG Variation with Temperature Half Channel	5 17	±0.001 ±0.002	±0.002 ±0.005	dB/°C	$-37 \text{ dBm0} \le \text{VF}_{\text{X}} \le +3 \text{ dBm0} .$ $-50 \text{ dBm0} \le \text{VF}_{\text{X}} < -37 \text{ dBm0}$
N _{IC1}	Idle Channel Noise, C-Message Weighted		2	7	dBrnc0	No Signaling ⁽³⁾
N _{IC2}	Idle Channel Noise, C-Message Weighted		10	13	dBrnc0	with 6th and 12th Frame Signaling ⁽³⁾
N _{IC3}	Idle Channel Noise, C-Message Weighted	n 8	14	18	dBrnc0	with 1 KHz Sign Bit Toggle
HD	Harmonic Distortion (2nd or 3rd)		-48	-44	dB	VF _X = 1.02 KHz, 0 dBm0; Measured at Decoder Output VF _R
IMD	Intermodulation Distortion 2nd Order 3rd Order			-45 -55	dB dB	4-Tone Stimulus in Accordance with BSTR PUB 41009


1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply values.

2. Measured in one direction, either decoder or encoder and an ideal device, at 23°C, nominal supplies.

 If the external auto-zero is used N_{IC1} has a typical value of 8 dBrnc0 and N_{IC2} has a typical value of 13 dBrnc0.
 D_R of Device Under Test (D.U.T.) driven with repetitive digital word sequence specified in CCITT recommendation G.711. Measurement made at VFR output.

5. With the D.C. method the positive and negative clipping levels are measured and AIB is calculated. With the A.C. method a sinusoidal input signal to VF_X is used where A_{IR} is measured directly.








Figure 14. Gain Tracking Deviation (△G) (Half-Channel)



A.C. CHARACTERISTICS

 T_A = 0°C to +70°C, V_{DD} = +12V ±5%, V_{CC} = +5V ±5%, V_{BB} = -5V ±5%, GRDA = 0V, GRDD = 0V, unless otherwise specified (Continued)

GAIN AND DYNAMIC RANGE

MAIII AII	D DINAMIC HANGE					
Symbol	Parameter	xe	Limits	lin Typ	Unit	Test Conditions
		Min	Typ(1)	Max	- ,oltaft	Signal/Tone Distortion
DmW	Digital Milliwatt Response	5.53	5.63	5.73	dBm	23°C, Nominal Supplies(4)
DmW _T	DmW _O Variation with Temperature		-0.001	-0.002	dB/°C	Relative to 23°C(4)
DmWs	DmW _O Variation with Supplies	1.8	± 08	±0.07	dB	Supplies ±5%(4)
AIR	Input Dynamic Range	2.17	2.20	2.23	V _{RMS}	Using D.C. and A. C. Tests ⁽⁵⁾ 23°C, Nominal Supplies
AIRT	Input Dynamic Range with Temperature	300	0± 100	-0.5	mV _{RMS} /°C	Relative to 23°C
AIRS	Input Dynamic Range with Supplies	8		±18	mV _{RMS}	Supplies ±5%
AOR	Output Dynamic Range, VFR	2.13	2.16	2.19	V _{RMS}	23°C, Nominal Supplies
AORT	AOR Variation with Temperature	14	- 8	-0.5	mV _{RMS} /°C	Relative to 23°C
Aors	AOR Variation with Supplies			±18	mV _{RMS}	Supplies ±5%

SUPPLY REJECTION AND CROSSTALK

Symbol	Parameter		Limits		Unit	Test Conditions
	set device, at 23°C, nominal supplies.	Min	Typ(1)	Max	die , rotto	Measured in one die
PSRR ₁	V _{DD} Power Supply Rejection Ratio	45	ev teology a	Eligor has	dB	Decoder Alone(2)
PSRR ₂	V _{BB} Power Supply Rejection Ratio	35	inally sultan	an hac au	dB	Decoder Alone(2)
PSRR ₃	V _{CC} Power Supply Rejection Ratio	50	em si _{Al} A ei	erive beeu	dB	Decoder Alone(2)
PSRR ₄	V _{DD} Power Supply Rejection Ratio	50			dB	Encoder Alone(3)
PSRR ₅	V _{BB} Power Supply Rejection Ratio	45			dB	Encoder Alone(3)
PSRR ₆	V _{CC} Power Supply Rejection Ratio	50			dB	Encoder Alone(3)
CTR	Crosstalk Isolation, Receive Side	75	80		dB	(Note 4)
CTT	Crosstalk Isolation, Transmit Side	75	80	TATA	dB	(Note 5)
CAPX	Input Sample and Hold Capacitor	1600	200	2400	pF	100

NOTES:

1. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values.

2. D.U.T. decoder; impose 200 mV_{P.P.} 1.02 KHz on appropriate supply; measurement made at decoder output; decoder in idle channel conditions.

3. D.U.T. encoder; impose 200 mV_{P.P.} 1.02 KHz on appropriate supply; measurement made at encoder output; encoder in idle channel conditions.

4. VF_X of D.U.T. encoder = 1.02 KHz, 0 dBm0. Decoder under quiet channel conditions; measurement made at decoder output.

 $5. VF_X = 0 Vrms$. Decoder = 1.02 KHz, 0 dBm0. Encoder under quiet channel conditions; measurement made at encoder output.

6-14



A.C. CHARACTERISTIC—TIMING SPECIFICATION(1)

 T_A = 0°C to +70°C, V_{DD} = +12V ±5%, V_{CC} = +5V ±5%, V_{BB} = -5V ±5%, GRDA = 0V, GRDD = 0V, unless otherwise specified

CLOCK SECTION

Symbol	ymbol Parameter Limits Units	Limits		Unite	Comments	
Symbol						
tcy	Clock Period	485		ns	CLK _{X,} CLK _R (2.048 MHz Systems), CLK _C	
t _r , t _f	Clock Rise and Fall Time	0	30	ns	CLKX, CLKR, CLKC	
tCLK	Clock Pulse Width	215		ns	CLKX, CLKR, CLKC	
tcpc	Clock Duty Cycle (t _{CLK} ÷ t _{CY})	45	55	%	CLK _X , CLK _R	

Symbol	mbol Parameter Limits Units	Limits		Unite	Comments	
Symbol		Comments				
t _{VFX}	Analog Input Conversion	20		Timeslot	from Leading Edge of Transmit Timeslot (2)	
t _{DZX}	Data Enabled on TS Entry	50	180	ns	0 < C _{LOAD} < 100 pF	
t _{DHX}	Data Hold Time	80	230	ns	0 < C _{LOAD} < 100 pF	
t _{HZX}	Data Float on TS Exit	75	245	ns	$C_{LOAD} = 0$	
tson	Timeslot X to Enable	30	220	ns	0 < C _{LOAD} < 100pF	
tsoff	Timeslot X to Disable	70	225	ns	C _{LOAD} = 0	
tss	Signal Setup Time	0	11	ns	Relative to Bit 7 Falling Edge	
tsH	Signal Hold Time	100	0.2.9	ns	Relative to Bit 8 Falling Edge	
t _{FSD}	Frame Sync Delay	15	150	ns		

RECEIVE AND CONTROL SECTIONS

Symbol	Parameter Limits Units	Limits		Unite	Comments
Cymbol		Comments			
t _{VFR}	Analog Output Update	9 1/16	9 1/16	Timeslot	from Leading Edge of the Channel Timeslot
tDSR	Receive Data Setup	20	1	ns	
tDHR	Receive Data Hold	60		ns	
tsigr	SIG _R Update		1	μs	from Trailing Edge of the Channel Timeslot
t _{FSD}	Frame Sync Delay	15	150	ns	TT
tosc	Control Data Setup	115		ns	Microcomputer Mode Only
tDHC	Control Data Hold	115		ns	Microcomputer Mode Only

1. All timing parameters referenced to 1.5V, except t_{HZX} and t_{SOFF} which reference to high impedance state.


2. The 20 timeslot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. If the transmit channel *only* is operated, the A/D conversion can be completed in a minimum of 11 timeslots. Refer to the Codec Control General Requirement section for instructions on setting a channel in an idle condition.

SI



TIMING WAVEFORMS (Continued)

CONTROL TIMING





2911A-1 PCM CODEC—A LAW 8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G732 Compatible. Even Order Bits Inversion Included
- Microcomputer Interface with On-Chip Time-Slot Computation
- Simple Direct Mode Interface When **Fixed Timeslots Are Used**
- \pm 5% Power Supplies: +12V, +5V, -5V
- **■** 66 dB Dynamic Range, with Resolution **Equivalent to 11-Bit Linear Conversion Around Zero**
- Precision On-Chip Voltage Reference
- Low Power Consumption 230 mW Typ. Standby Power 33 mW Typ.
- Fabricated with Reliable N-Channel **MOS Process**

The Intel 2911A is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link.


The primary applications are in telephone systems:

- Transmission 30/32 Channel Systems at 2.048 Mbps
- Digital PBX's and Central Office Switching Systems
- Concentration Subscriber Carrier/Concentrators

The wide dynamic range of the 2911A (66 dB) and the minimal conversion time (80 µs minimum) make it an ideal product for other applications, like:

- Data Acquisition
 Secure Communications Systems
- Telemetry

Signal Processing Systems



PCM CODEC—A LAW



PIN DESCRIPTION

Pin No	Symbol	Function	Description
10111103	CAP1 _X	Hold and a	Connections for the transmit holding capacitor. Refer to Applications section.
3 eonem qwT Wn	VFX teR agatloV	and Zero tuqni sision On-Chip Power Consu	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FS _X , and the sample value is held in the external capacitor connected to the CAP1 _X and CAP2 _X leads until the encoding process is completed.
4 Ionn	AUTO	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive values). Refer to the Codec Applications section.
5 betsoi	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6 no bets	V _{DD}	Power	+ 12V ±5%; referenced to GRDA.
7	D _R	Input III MOR xs	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8 bits) through this lead at the proper time defined by FS _R , CLK _R , D _C , and CLK _C .
8	PDN	Output	Active high when the Codec is in the power down state. Open drain output.
9 make it a	VF _R (muminim e ₄ C	Output a) emit noierevno	Analog Output. The voltage present on VF_R is the decoded value of the PCM word received on lead D_R . This value is held constant between two conversions.
10	NC	No emetave	Recommended practice is to strap these NC's to GRDA.
11	NC	Connects	Telemetry Syste
12	GRDD	Ground	Ground return common to the logic power supply; V _{CC} .
13	D _X	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FS _X , CLK _X , D _C , and CLK _C . TTL three-state output.
14	TS _X	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the D_X lead. (Timeslot information used for diagnostic purposes and also to gate the data on the D_X lead.) Open drain output.
15	Vcc	Power	+5V ±5%, referenced to GRDD.
16	CLKR	Input WONTONE MONTHOD	Master receive clock defining the bit rate on the receive PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps, 50% duty cycle. TTL compatible.
17	FSR	Input	Frame synchronization pulse for the receive PCM highway. Resets the on-chip timeslot counter for the receive side. Maximum repetition rate 12 KHz. TTL interface.
18	CLKX	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
19	FS _X	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip timeslot counter for the transmit side. Maximum repetition rate 12 KHz. TTL interface.
20	V _{BB}	Power	-5V ±5%, referenced to GRDA.
21-881015	DC	Input pere 3. Block Dieg	Data input to program the Codec for the chosen mode of operation. Becomes an active low chip select when CLK _C is tied to V _{CC} . TTL interface.
22	CLK _C	Input	Clock input to clock in the data on the D_C lead when the timeslot assignment feature is used; tied to V_{CC} to disable this feature. TTL interface.

intel

FUNCTIONAL DESCRIPTION

The 2911A PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. The Codec is intended to be used on line and trunk terminations.

In a typical telephone system the Codec is located between the PCM highways and the channel filters.

The Codec encodes the incoming analog signal at the frame rate (FS_X) into an 8-bit PCM word which is sent out on the D_X lead at the proper time. Similarly, on the receive link, the Codec fetches an 8-bit PCM word from the receive highway (D_R lead) and decodes an analog value which will remain constant on lead VF $_R$ until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.


Circuitry is provided within the Codec to internally define the transmit and receive timeslots. In small systems this may eliminate the need for any external timeslot exchange; in large systems it provides one level of concentration. This feature can be bypassed and discrete timeslots sent to each Codec within a system.

In the power-down mode, most functions of the Codec are directly disabled to reduce power dissipation to a minimum.

CODEC OPERATION

Codec Control lesi bas lid tasolingle facel ent

The operation of the 2911A is defined by serially loading an 8-bit word through the D_C lead (data) and the CLK_C lead (clock). The loading is synchronous with the other operations of the Codec, and takes place whenever transitions occur on the CLK_C lead. The D_C input is loaded in during the trailing edge of the CLK_C input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10), or whether the Codec should go into the standby, power-down mode (11). In the last case (11), the following 6 bits are irrelevant.




Figure 4. Typical Line Termination



The last 6 bits of the control word define the timeslot assignment, from 000000 (timeslot 1) to 111111 (timeslot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

1	Bit 1	Bit 2	Mode
	0	0	X&R
4	0	1	X
3	ngru	0	R
	34 0	1	Standby

		В	Time Olek			
3	4	5	6	7	8	Time-Slot
0	0	0	0	0	0	. (1)
0	0	0	0	0	1	2 110
		0,25	01227			909382
		***	0 12 31			•100M
27			•			•
		•	•			•
1	1	1	1	1	1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of timeslots for switching applications.

Microcomputer Control Mode

In the microcomputer mode, each Codec performs its own timeslot computation independently for the transmit and receive channels by counting clock pulses (CLKx and CLKR). All Codecs tied to the same data bus receive identical framing pulses (FSx and FSR). The framing pulses reset the on-chip timeslot counters every frame; hence the timeslot counters of all devices are synchronized. Each Codec is programmed via CLKC and DC for the desired transmit and receive timeslots according to the description in the Codec Control Section. All Codecs tied to the same DR bus will, in general, have different receive timeslots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codecs may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous (CLK_X = CLK_R). There are no other restrictions on timeslot assignments; a device may have the same transmit and receive timeslot even if a single bus is used.

There are several requirements for using the CLK_C-D_C interface in the microcomputer mode.

 A complete timeslot assignment, consisting of eight negative transitions of CLK_C, must be made in less than one frame period. The assignment

- can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of 125 μs (for an 8 KHz frame rate). CLK_C must be left at a TTL low level when not assigning a time-slot.
- A dead period of two frames must always be observed between successive timeslot assignments. The two frame delay is measured from the rising edge of the first CLK_C transition of the previous timeslot assigned.
- When the device is in the power-down state (Standby), the following three-step sequence must be followed to power-up the codec to avoid contention on the transmit PCM highway.
 - a. Assign a dummy transmit timeslot. The dummy should be at least two timeslots greater than the maximum valid system (usually 24 or 32). For example, in a 24 timeslot system, the dummy could be any timeslot between 26 and 64. This will power-up the transmit side, but prevent any spurious Dx or TSx outputs.
 - Two frames later, assign the desired transmit timeslot.
 - c. Two frames later assign the desired receive timeslot.
- 4. Initialization sequence: The device contains an on-chip power-on clear function which guarantees that with proper sequencing of the supplies (V_{CC} or V_{DD} on last), the device will initialize with no timeslot assigned to either the transmit or receive channel. After a supply failure or whenever the supplies are applied, it is recommended that either power down assignment be made first, or the first timeslot assignment be a transmit timeslot or a transmit/receive timeslot. The consequence of making a receive timeslot assignment first, after supply application, is that the transmit channel will assume timeslot 1, potentially producing bus contention.
- 5. Transmit only/receive only operation is permitted provided that a power down assignment is made first. Otherwise, special circuits which use only one channel should be physically disconnected from the unused bus; this allows a timeslot to be made to an unused channel without consequence.
- 6. Both frame synchronizing pulses (FS_X, FS_R) must be active at all times after power on clear (after power supplies are turned on). This requirement must be met during powerdown and receive only or transmit only operation, as well as during normal transmit and receive operation.

Example of Microcomputer Control Mode:

The two words 01000001 and 10000010 have been loaded into the Codec. The transmit side is now programmed for timeslot 2 and the receive side for

timeslot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the timeslot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during timeslot 3.




Figure 5. Microcomputer Mode Programming Examples

In this example the Codec interface to the PCM highway then functions as shown below. (FS_X and FS_R may be asynchronous.)




Figure 6. Microcomputer Mode PCM Highway Example

Direct Control Mode

The direct mode of operation will be selected when the CLK_C pin is strapped to the $+5\mathrm{V}$ supply (V_{CC}). In this mode, the D_C pin is an active low chip select. In other words, when D_C is low, the device transmits and receives in the timeslots which follow the appropriate framing pulses. With D_C high the device is in the power down state. Even though CLK_C characteristics are simpler for the 2911A it will operate properly when plugged into a 2911 board.

Deactivation of a channel by removal of the appropriate framing pulse (FS_X or FS_R) is not permitted.

Specifically, framing pulses must be applied for a minimum of two frames after a change in state of D_C in order for the D_C change to be internally sensed. In particular, when entering standby in the direct mode, framing pulses must be applied as usual for two frames after D_C is brought high.

The Codec will enter direct mode within three frame times (375 $\mu s)$ as measured from the time the device power supplies settle to within the specified limits. This assumes that CLKC is tied to VCC and that all clocks are available at the time the supplies have settled.

General Control Requirements

All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be deactivated by removal of its associated frame or bit clock while the other channel of the same device remains active.

A single channel cannot be deactivated except by physical disconnection of the data lead (D_X or D_R) from the system data bus. A device (both transmit and receive channels) may be deactivated in either control mode by powering down the device. Both channels are always powered down together.

Livouning

The VF signal to be encoded is input on the VF $_{\rm X}$ lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the CAP1 $_{\rm X}$ and CAP2 $_{\rm X}$ leads. The

transmit timeslot. The PCM word is then output on the D_X lead at the proper timeslot occurrence of the following frame. The A/D converter saturates at approximately $\pm 2.2V$ RMS ($\pm 3.1V$ peak).




Figure 7. Transmit Encoding

Decoding

The PCM word is fetched by the D_R lead from the PCM highway at the proper timeslot occurrence. The decoded value is held on an internal sample and hold capacitor. The buffered non-return to zero output signal on the VF $_R$ lead has a dynamic range of $\pm 2.2 V$ RMS (± 3.1 volts peak).

Standby Mode—Power Down

To minimize power consumption and heat dissipation a standby mode is provided where all Codec functions are disabled except for D_{C} and CLK_{C} leads. These allow the Codec to be reactivated. In the microcomputer mode the Codec is placed into standby by loading a control word (D_{C}) with a "1" in bits 1 and 2 locations. In the direct mode when D_{C} is brought high, the all "1's" control word is internally transferred to the control register, invoking the standby condition.

While in the standby mode, the D_X output is actively held in a high impedance state to guarantee that the PCM bus will not be driven.

The power consumption in the standby mode is typically 33 mW.

Power-On Clear

Whether the device is used in the direct or microcomputer mode, an internal reset (power-on clear) is generated, forcing the device into the power down state, when power is supplied by any of the following methods. (1) Device power supplies are turned on in a system power-up situation where either V_{CC} or V_{DD} is applied last. (2) A large supply transient causes either of the two positive supplies to drop to approximately 2V. (3) A board containing Codecs is plugged into a "hot" system where V_{CC} or V_{DD} is the last contact made. It may be necessary to trim back the edge connector pins or fingers on V_{CC} or V_{DD} relative to the other supply to guarantee that the power-on clear will operate properly when a board is plugged into a "hot" system. Furthermore, the Codec will inhibit activity on \overline{TS}_X and D_X during the application of power supplies.

The device is also tolerant of transients in the negative supply (V_{BB}) so long as V_{BB} remains more negative than -3.5V. V_{BB} transients which exceed this level should be detected and followed by a system reinitialization.

Precision Voltage Reference for the D/A Converter

The voltage reference is generated on the chip and is calibrated during the manufacturing process. The technique uses the difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature stable and bias stable reference voltage.

A gain setting op amp, programmed during manufac- where: x = the input signal A landau where: x = the input signal turing, "trims" the reference voltage source to the final precision voltage reference value provided to the D/A converter. The precision voltage reference determines the initial gain and dynamic range characteristics described in the A.C. Transmission Specification section.

CONVERSION LAW

The conversion law is commonly referred to as the A Law.

$$\begin{aligned} F(x) &= Sgn(x) \left[\frac{1 + log_{10} (A|X|)}{1 + log_{10} A} \right], \quad 1/A \le |x| \le 1 \\ F(x) &= Sgn(x) \left[\frac{A|X|}{1 + log_{10} A} \right], \quad 0 \le |x| \le 1/A \end{aligned}$$

Sgn(x) = sign of the input signal

A = 87.6 (defined by CCITT)

The Codec provides a piecewise linear approximation of the logarithmic law through 13 segments. Each segment is made of 16 steps with the exception of the first segment, which has 32 steps. In adjacent segments the step sizes are in a ratio of two to one. Within each segment, the step size is constant.

The output levels are midway between the corresponding decision levels. The output levels yn are related to the input levels xn by the expression:

$$y_n = \frac{x_{n-1} + x_n}{2}, \quad 0 < n \le 128$$




Figure 10. Codec Transfer Characteristic



Theoretical A-I aw—Positive Input Values (for Negative Input Values, Invert Bit 1)

1	2 '1500'	Jugal 30 to m	ie = (4np8	95 0	OTHOS BIG SOUND	letelete e	unt. Soun
Segment No. of Steps		Value at	Decision Value	Decision	PCM Word(4)	Normalized Value	Decoder Output
Number x Step Size	Segment End Points	Number n	Value x _n (1)	Bit Number 1 2 3 4 5 6 7 8	at Decoder Output y _n ⁽⁵⁾	Value Number	
segments	or depoint w	4096(3)	(128)	(4096)	11111111	4032	128
	16 steps with hich has 32 ste	nt is made of st segment, w	ni en 127 not	3968		4032	1
lo of two to	16 x 128	its the step si ach segment	cent segment one. Within a		(Note 2)	SION LAW	REVINO
emos eril	dway between	evels are m	fugting entr	2176	monly referred to	2112	113 113
	The output le	2048	ob 0112 000	2048	11110000	1	113
6 .	16 x 64	es + 1 - 9x	ta or cersis		(Note 2)	(c) [1 + logs	$E(\mathbf{i}) = Sgr$
	, 0 < n ≤ 128	2	97	1088	4440000	IXIA I	1
		1024	96	1024	11100000	1056	97)9
5	16 x 32			100	(Note 2)		
	i a T	1	81	544	1101000	500	
		512	80	512	11010000	528	81
4	16 x 16	The same of the sa			(Note 2)		i
			65	272	1100000	-	1
		256	64	256	11000000	264	65
3	16 x 8				(Note 2)	i	
			49	136			1
		128	48	128	10110000	132	49
2	16 x 4				(Note 2)		
			33	68	1		
		64	32	64	10100000	66	33
1	32 x 2			1	(Note 2)	1	
					1		
			1	2	1000000	1	1
	Lastaca		0	0			

- 1. 4096 normalized value units correspond to the value of the on-chip voltage reference.
- 2. The PCM word corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (128 + n) expressed as a binary number.
- 3. X₁₂₈ is a virtual decision value.

 4. The PCM word on the highways is the same as the one shown in column 6, with the even order bits inverted. The 2911A
- provides for the inversion of the even order bits on both the send and receive sections.

 5. The voltage output on the VF_R lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15 mV.

APPLICATIONS

Holding Capacitor

For an 8 KHz sampling system the transmit holding capacitor CAP $_{\rm X}$ should be 2000 pF \pm 20%.




Figure 11. Circuit Interface—Without Control External Auto Zero

Filters Interface

The filters may be interfaced as shown in the circuit interface diagrams. Note that the output pulse stream is of the non-return-to-zero type and hence requires the (sin x)/x correction provided by the 2912A filter.

D_X Buffering

For higher drive capability or increased system reliability it may be desirable that the D_X output of a group of Codecs be buffered from the system PCM bus with an external three-state or open collector buffers. A buffer can be enabled with the appropriate Codec generated $\overline{\text{TS}}_X$ signal or signals. $\overline{\text{TS}}_X$ signal may also be used to activate external zero code suppression logic, since the occurrence of an active state of any $\overline{\text{TS}}_X$ implies the existence of PCM voice bits (as opposed to transparent data bits) on the bus.




Figure 12. Circuit Interface—With External Auto Zero

Auto Zero

The 2911A contains a transparent on-chip auto zero plus a device pin for implementing a sign-bit driven external auto zero feedback loop. The on-chip auto zero reduces the input offset voltage of the encoder (VF $_X$) to less than 3 mV. For most telephony applications, this input offset is perfectly acceptable, since it insures the encoder is biased in the lower 25% of the first segment.

Where lower input offset is required the external auto zero loop may be used to bias the encoder exactly at the zero crossing point. The consequence of the external auto zero loop, aside from extra components, is the addition of the dithering auto-zero signal to the input signal, resulting in slightly higher idle channel noise (approximately 2 dB) than when the external loop is not used. Consequently, where the application permits, it is recommended that the external auto zero loop not be used. When not used, the AUTO pin should float.

The circuit interface with external auto zero drawing shows a possible connection between VF $_{\rm X}$ and AUTO leads with the recommended values of C $_1$ =0.3 μ F, R $_1$ =150 K Ω , R $_2$ =330 Ω , and R $_3$ =470 K Ω .



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 10°C to +	80°C
Storage Temperature65°C to +1	50°C
All Input or Output Voltages with Respect to V _{BB} 0.3V to	+ 20V
V _{CC} , V _{DD} , GRDA, and GRDA with Respect to V _{BB} 0.3V to	+ 20V
Power Dissipation1	.35W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}, V_{DD}=+12\text{V}$ $\pm5\%, V_{CC}=+5\text{V}$ $\pm5\%, V_{BB}=-5\text{V}$ $\pm5\%, \text{GRDA}=0\text{V}, \text{GRDD}=0\text{V}, \text{unless otherwise specified.}$

DIGITAL INTERFACE

Symbol	Parameter		Limits		Unit	Test Conditions	
Symbol	raiametei	Min Typ(1)		Max	Oilit	STORAGO VOLS	
I _I L	Low Level Input Current	22200		10	μΑ	V _{IN} < V _{IL}	
IHID IId-n	High Level Input Current	a devic	eulq	10	MA	$V_{IN} > V_{IH}$	
V _{IL} gide-n	Input Low Voltage	nal auto	edxo	0.6	ordVV-	Figure 11. Circuit Interface	
VIH	Input High Voltage	2.2	(VE)		V	External Auto Zen	
V _{OL}	Output Low Voltage	this ing as the ret segi		0.4	٧	D_{X} , $I_{OL} = 4.0$ mA \overline{TS}_{X} , $I_{OL} = 3.2$ mA, open drain PDN, $I_{OL} = 1.6$ mA, open drain	
Voh	Output High Voltage	2.4	Whe	esluq ti	gtuV e	D _X , I _{OH} = 15 mA	

ANALOG INTERFACE and over the lametre entitle

Symbol	vingle Parameter angle lug	Parameter Parameter Limits			Unit	Test Conditions	
Oy.IIDOI	se (approximately 2 dB) than	Min	Typ(1)	Max	Oilit	galashua xo	
Z _{AI} and the	Input Impedance when Sampling, VF _X	no 125 qua	300	500	αΩ the	In series with CAP _X to GRDA, -3.1V < V _{IN} < 3.1V	
Z _{AO}	Small Signal Output Impedance, VFR	100	180	300	Ω	-3.1V < V _{OUT} < 3.1V	
VOR	Output Offset Voltage at VFR	-50	lan	50	mV	Minimum code to DR	
V _{IX}	Input Offset Voltage at VFX	C ₁ = 2 ₇₇ 3 R ₃ = 470 K	evi evi	of PCM vo	mV	Minimum positive code produced at D _X	
VOL	Output Low Voltage at AUTO		V _{BB}	(V _{BB} + 2)	alvin	400 KΩ to GRDA	
VOH	Output High Voltage at AUTO	(V _{CC} -2)	Vcc		V	400 KΩ to GRDA	



D.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{DD} = +12$ V ± 5 %, $V_{CC} = +5$ V ± 5 %, $V_{BB} = -5$ V ± 5 %, GRDA = 0V, GRDD = 0V, unless otherwise specified. (Continued)

POWER DISSIPATION

Symbol	Parameter	Limits			Unit	Test Conditions		
Symbol	raiametei	Min	Typ(1)	Max	MM	Test conditions		
IDDO	Standby Current	03	0.7	1.1	mA	row Digital Nulliwait Hespons		
Icco	Standby Current	-Gb	4.0	7.0	mA	mW _T DmW _Q Variation with Temperature		
I _{BBO}	Standby Current	85	1.0	2.5	mA	Auto Output = Open		
IDDI	Operating Current	1	11	16	mA	Clock Frequency = 2.048 MHZ		
Iccialian	Operating Current	MAN A	13	21	mA	Input Dynamic Range		
I _{BBI}	Operating Current	mVaw	8.04.0	6.0	mA	IRT Input Dynamic Range		

NOTE

1. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values.

A.C. CHARACTERISTICS

 $T_A=0^{\circ}\text{C to}+70^{\circ}\text{C}, V_{DD}=+12\text{V}\pm5\%, V_{CC}=+5\text{V}\pm5\%, V_{BB}=-5\text{V}\pm5\%, \text{GRDA}=0\text{V}, \text{GRDD}=0\text{V}, \text{unless otherwise specified.}$

TRANSMISSION

Symbol	Parameter		Limits	S	Unit	Test Conditions	
	noO set Unit Test Con		Typ (1)	Max	191	Smana9 lodinia	
S/D (a)enol	Signal to Total Distortion Ratio. CCITT G.712 Method 2	37	68103 B	Ratio	dB	Signal level 0 dBm0 to -30 dBm0	
	(Half Channel)	31	35	OHBE	dB	Signal level to -40 dBm0	
	3 16 00000	26	na	OttoG	dB	Signal level to -45 dBm0	
ΔG _{/enol}	2911A Gain Tracking Deviation Half Channel ⁽³⁾ Reference Level - 10 dBm0	08	±0.25 ±0.60 ±1.5	±0.30 ±0.70 ±1.8	dB dB dB	$\begin{array}{l} \text{VF}_{\text{X}} = 1.02 \text{ KHz, sinusoid} \\ -40 \text{ dBm0} \leq \text{VF}_{\text{X}} \leq +3 \text{ dBm0} \\ -50 \text{ dBm0} \leq \text{VF}_{\text{X}} < -40 \text{ dBm0} \\ -55 \text{ dBm0} \leq \text{VF}_{\text{X}} < -50 \text{ dBm0} \end{array}$	
ΔG _V	ΔG Variation with Supplies Half Channel	0000	±0.0002 ±0.0004	±0.0004 ±0.0008		$-40 \text{ dBm0} \le VF_X \le +3 \text{ dBm0} -50 \text{ dBm0} \le VF_X \le -40 \text{ dBm0}$	
ΔG_T	ΔG Variation with Temperature Half Channel		±0.001 ±0.002	±0.002 ±0.005	dB/°C	$-40 \text{ dBm0} \le VF_X \le +3 \text{ dBm0} -50 \text{ dBm0} \le VF_X \le -40 \text{ dBm0}$	
NIC	Idle Channel Noise		-85	-78	dBm0p	Quiet Code. (Note 2)	
HD continue	Harmonic Distortion (2nd or 3rd)	nuaee	-48	-44 gniqqilə e	dB	VF _X = 1.02 KHz, 0 dBm0; measured at decoder output VF _R	
IMD ₁	Intermodulation Distortion G.712(7.1) G.712(7.2)	som ;	ned directly dete supply the supply; i	-45	dB dBm0	CCITT G.712 Two Tone Method	

0 Vms. Decoder = 1.02 KHz, 0 dBm0. Encoder under quiet channel conditions; measurement made at encoder



A.C. CHARACTERISTICS

 $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}, V_{DD} = +12\text{V} \pm 5\%, V_{CC} = +5\text{V} \pm 5\%, V_{BB} = -5\text{V} \pm 5\%, \text{GRDA} = 0\text{V}, \text{GRDD} = 0\text{V}, \text{unless otherwise specified.}$ (Continued)

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Limits			Unit	Test Conditions	
Symbol	Parameter	Min	Typ(1)	Max	esting.	rest conditions	
DmW	Digital Milliwatt Response	5.58	5.66	5.78	dBm	23°C, nominal supplies(4)	
DmW _T	DmW _O Variation with Temperature	Acm	-0.001	-0.002	dB/°C	Relative to 23°C(4)	
DmWs	DmW _O Variation with Supplies	Ans	2.5	±0.07	dB m	Supplies ±5%(4)	
AIR	Input Dynamic Range	2.183	2.213	2.243	VRMS	Using D.C. and A.C. tests ⁽⁵⁾ 23°C, nominal supplies	
AIRT	Input Dynamic Range vs Temperature	km	0.8	-0.5	mV _{RMS} /°C	Relative to 23°C	
AIRS	Input Dynamic Range vs Supplies		seutsv yloc	±18	mV _{RMS}	Supplies ±5%	
AOR	Output Dynamic Range, VF _R	2.14	2.17	2.20	V _{RMS}	23°C, Nominal Supplies	
AORT O	A _{OR} Variation with Temperature	= 867	5V ±5%,	-0.5	mV _{RMS} /°C	Relative to 23°C	
AORS	AOR Variation with Supplies			±18	mV _{RMS}	Supplies ±5%	


SUPPLY REJECTION AND CROSSTALK

Symbol	Parameter	(1)mw	Limits		Unit	Test Conditions
	Falameter	Min	Typ(1)	Max	Offic	Tallaano m
PSRR ₁	V _{DD} Power Supply Rejection Ratio	45		2.8	dB	decoder alone(6)
PSRR ₂	V _{BB} Power Supply Rejection Ratio	35	1.5		dB	decoder alone(6)
PSRR ₃	V _{CC} Power Supply Rejection Ratio	50			dB	decoder alone(6)
PSRR ₄	V _{DD} Power Supply Rejection Ratio	50	02		dB	encoder alone(7)
PSRR ₅	V _{BB} Power Supply Rejection Ratio	45			dB	encoder alone(7)
PSRR ₆	V _{CC} Power Supply Rejection Ratio	50		neu	dB	encoder alone(7)
CTR	Crosstalk Isolation, Receive Side	75	80	Omab b	dB	(Note 8)
CTT	Crosstalk Isolation, Transmit Side	75	80	anitore	dB	(Note 9)
CAPX	Input Sample and Hold Capacitor	1600	2000	2400	pF	idelf Chann

NOTES

- 1. Typical values are for T_A = 25°C and nominal power supply values.
- 2. If the external auto zero is used N_{IC} has a typical value of -76 dBm0.
- 3. Tested and guaranteed at 23°C, nominal supplies.
- 4. D_R of Device Under Test (D.U.T.) driven with repetitive digital word sequence specified in CCITT recommendation G.711. Measurement made at VF_R output.
- 5. With the D.C. method the positive and negative clipping levels are measured and A_{IR} is calculated. With the A.C. method a sinusoidal input signal to VF_X is used where A_{IR} is measured directly.
- 6. D.U.T. decoder; impose 200 mV_{PP}, 1.02 KHz on appropriate supply; measurement made at decoder output; decoder in idle channel conditions.
- 7. D.U.T. encoder, impose 200 mV_{PP}, 1.02 KHz on appropriate supply; meaurement made at encoder output; encoder in idle channel conditions.
- 8. VF_X of D.U.T encoder = 1.02 KHz, 0 dBm0. Decoder under quiet channel conditions; measurements made at decoder output.
- 9. VF_X = 0 Vrms. Decoder = 1.02 KHz, 0 dBm0. Encoder under quiet channel conditions; measurement made at encoder output.








Figure 14. Signal to Total Distortion Ratio (Half Channel)

THE THE PARTY OF T

 $T_A=0^{\circ}C$ to $+70^{\circ}C,$ $V_{DD}=+12V$ $\pm5\%,$ $V_{CC}=+5V$ $\pm5\%,$ $V_{BB}=-5V$ $\pm5\%,$ GRDA = 0V, GRDD = 0V, unless otherwise specified.

CLOCK SECTION

Symbol	P	Limits		11-14		
	Parameter	Min	Max	Unit	Comments	
tcy	Clock Period	485	inn	ns	CLK _X , CLK _R (2.048 MHz systems), CLK _C	
t _r , t _f	Clock Rise and Fall Time	0	30	ns	CLK _X , CLK _R , CLK _C	
tCLK	Clock Pulse Width	215		ns	CLK _X , CLK _R , CLK _C	
tcpc	Clock Duty Cycle (t _{CLK} + t _{CY})	45	55	%	CLK _X , CLK _R	

TRANSMIT SECTION

0		Limits		Unit				
Symbol	Parameter	Min	Max	Unit	Comments			
t _{VFX}	Analog Input Conversion	20		Timeslot	From Leading Edge of Transmit Timeslot(2)			
t _{DZX}	Data Enabled on TS Entry	50	180	ns	0 < C _{LOAD} < 100 pF			
t _{DHX}	Data Hold Time	80	230	ns	0 < C _{LOAD} < 100 pF			
t _{HZX}	Data Float on TS Exit	75	245	ns	$C_{LOAD} = 0$			
tson	Timeslot X to Enable	30	185	ns	0 < C _{LOAD} < 100 pF			
tsoff	Timeslot X to Disable	70	225	ns	C _{LOAD} = 0			
tFSD	Frame Sync Delay	15	150	ns				


RECEIVE AND CONTROL SECTIONS

Ob. a.l.		Limits		Unit	
Symbol	Parameter	Min	Max	Unit	Comments
t _{VFR}	Analog Output Update	91/16	91/16	Timeslot	From Leading Edge of the Channel Timeslot
t _{DSR}	Receive Data Setup	20		ns	An 3
tDHR	Receive Data Hold	60		ns	7 9
t _{FSD}	Frame Sync Delay	15	150	ns	
t _{DSC}	Control Data Setup	115		ns	Microcomputer Mode Only
tDHC	Control Data Hold	115		ns	Microcomputer Mode Only


All timing parameters referenced to 1.5V, except t_{HZX} and t_{SOFF}, which reference a high impedance state.
 The 20 timeslot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. Consult an Intel applications specialist or Intel Corporation for applications information which would allow operation with less than 20 timeslots.




TIMING WAVEFORMS(1)



RECEIVE TIMING



CONTROL TIMING



NOTE:

1. All timing parameters referenced to 1.5V, except $t_{\mbox{HZX}}$ and $t_{\mbox{SOFF}}$ which reference a high impedance state.

2912A PCM TRANSMIT/RECEIVE FILTER


- **Low Power Consumption:** 60 mW Typical without Power **Amplifiers** 80 mW Typical with Power Amplifiers 0.5 mW Typical Standby
- Low Idle Channel Noise: 2 dBrnc0 Typical, Receive 6 dBrnc0 Typical, Transmit
- Excellent Power Supply Rejection: 40 dB Typical on V_{CC} @ 50 KHz 30 dB Typical on V_{RR} @ 50 KHz
- **Transmit Filter Rejects Low** Frequency Noise: 23 dB @ 60 Hz 25 dB @ 50 Hz

50 dB @ 16-2/3 Hz

- Adjustable Gain in Both Directions
- Fully Compatible with the Industry Standard Intel 2912
- D3/D4 and CCITT G712 Compatible
- Common Mode Op Amp Input Rejection 75 dB Typical
- Direct Interface to the Intel 2910A/2911A PCM Codecs Including Stand-By Power Down Mode
- **Direct Interface with Transformer or Electronic Hybrids**
- Fabricated with Reliable N-Channel **MOS Process**

The Intel 2912A 2nd generation PCM line filter is a fully integrated monolithic device containing the two filters of a PCM line or trunk termination. It has improved key parameters of power consumption, idle channel noise, and power supply rejection. A single part exceeds both AT&T* D3/D4 and CCITT transmission specs, exceeds digital Class 5 central office switching system stringent specifications, and is fully compatible with the 2912. The primary application for the 2912A is in telephone systems for transmission, switching, or remote concentration.

An advanced version of the switched capacitor technique used for the 2912 is used to implement the transmit and receive passband filter sections of the 2912A. The device is fabricated using Intel's reliable two layer polysilicon gate NMOS technology. (See Intel Reliability Report RR-24 on the 2910A, 2911A, and 2912.) The combination of advances in the switched capacitor techniques first used on the 2912 and the NMOS technology results in a monolithic 2912A filter which is packaged in a standard 16-pin DIP.



^{*}AT&T is a registered trademark of American Telephone and Telegraph Corporation.



Table 1. Pin Description

Symbol	Pin No.	Function	Description					
CVF _X I+9Dulo by the 2910A	mode is in controlled	wob Input of the class of the c	analog input of the transmit filter. The $VF_XI + signal$ comes from the 2 to 4 wire hybrid in the case of a 2 wire line and goes brough the frequency rejection and the antialiasing filters efore being sent to the Codec for encoding.					
VF _X I-sit s	ntiw \2 oerib	os Input so	Inverting input of the gain adjustment operational amplifier on the transmit filter.					
GSX	ip tedano eq:	Output	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.					
VF _R O	4	Output	Analog output of the receive filter. This output provides a direct interface to electronic hybrids. For a transformer hybrid application, VF _R O is tied to PRWI and a dual balanced out is provided on pins PWRO+ and PWRO					
PWRI	5	Input	Input to the power driver amplifiers on the receive side for interface to transformer hybrids. High impedance input. When tied to V _{BB} , the power amplifiers are powered down.					
PWRO+	6	Output	Non-inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.					
PWRO-	7 AOTOS	Output	Inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.					
V _{BB}	8	Power	-5V ±5% referenced to GRDA					
Vcc	9	Power	+5V ±5% referenced to GRDA					
VFRI	10	Input	Analog input of the receive filter, interface to the Codec analog output for PCM applications. The receive filter provides the Sinx correction needed for sample and hold type Codec outputs to give unity gain. The input voltage range is directly					
1	are morney weighter	MARTINE ATTENDED AND ADDRESS.	compatible with the Intel 2910A and 2911A Codecs.					
GRDD	11	Ground	Digital ground return for internal clock generator.					
CLK(1)	12	Input	Clock input. Three clock frequencies can be used: 1.536 MHz, 1.544 MHz or 2.048 MHz; pin 14, CLK0, has to be strapped accordingly. High impedance input, TTL voltage levels.					
PDN	13	Input	Control input for the stand-by power down mode. An internal pull up to +5V is provided for interface to the Intel 2910A and 2911A PDN outputs. TTL voltage levels.					
CLK0(1)	14	Input	Clock (pin 12, CLK) frequency selection. If tied to V _{BB} , CLK should be 1.536 MHz. If tied to Ground, CLK should be 1.544 MHz. If tied to V _{CC} , CLK should be 2.048 MHz.					
GRDA	15	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.					
VF _X O	16	Output	Analog output of the transmit filter. The output voltage range is directly compatible with the Intel 2910A and 2911A Codecs.					

NOTE:

1. The three clock frequencies are directly compatible with the Intel 2910A and 2911A Codecs. The following table should be observed in selecting the clock frequency.

Codec Clock	Clock Bits/Frame	CLK, Pin 12	CLK0, Pin 14
1.536 MHz	192	1.536 MHz	V _{BB} (-5V)
1.544 MHz	193	1.544 MHz	GRDD
2.048 MHz	256	2.048 MHz	V _{CC} (+5V)



FUNCTIONAL DESCRIPTION

The 2912A provides the transmit and receive filters found on the analog termination of a PCM line or trunk. The transmit filter performs the anti-aliasing function needed for an 8 KHz sampling system, and the 50/60 Hz rejection. The receive filter has a low pass transfer characteristic and also provides the Sinx/x correction necessary to interface the Intel 2910A (μ Law) and 2911A (A Law) Codecs which have a non-return-to-zero output of the digital to an-

alog conversion. Gain adjustment is provided in the receive and transmit directions.

A stand-by, power down mode is included in the 2912A and can be directly controlled by the 2910A/2911A Codecs.

The 2912A can interface directly with a transformer hybrid (2 to 4 wire conversion) or with electronic hybrids; in the latter case the power dissipation is reduced by powering down the output amplifier provided on the 2912A.




Figure 3. Typical Line Termination

FILTER OPERATION

Transmit Filter Input Stage

The input stage provides gain adjustment in the pass-band. The input operational amplifier has a common mode range of ± 2.2 volts, a DC offset of less than 25 mV, a voltage gain greater than 3000 and a unity gain bandwidth of 1 MHz. It can be connected to provide a gain of 20 dB without degrading the noise performance of the filter. The load impedance connected to the amplifier output (GS_X) must be greater than 10K Ω in parallel with 25 pF. The input signal on lead VF_XI + can be either AC or DC coupled. The input Op Amp can also be used in the inverting mode or differential amplifier mode. The remaining portion of the transmit filter provides a gain of +3 dB in the pass band.




Figure 4. Transmit Filter Gain Adjustment



Receive Filter Output

The VF_RO lead is capable of driving high impedance electronic hybrids. The gain of the receive section from VF_RI to VF_RO is:

$$\frac{\left(\frac{\pi f}{8000}\right)}{\text{Sin}\left(\frac{\pi f}{8000}\right)}$$

which when multiplied by the output response of the Intel 2910A and 2911A Codecs results in a 0 dB gain in the pass band. The filter gain can be adjusted downward by a resistor voltage divider connected as shown in Figure 5. The total resistive load R_{LR} on $VF_{R}O$ should not be less than 10K Ω_{\cdot}




Figure 5. Receive Filter Output Gain Adjustment

Receive Filter Output Driver Amplifier Stage

A balanced power amplifier is provided in order to drive low-impedance loads in a bridged configuration. The receive filter output VF $_{\rm R}$ O is connected through gain setting resistors R $_{\rm 1}$ and R $_{\rm 2}$ to the amplifier input PWRI. The input voltage range on PWRI is ± 3.2 volts and the gain is 6 dB for a bridged output.

With a 600Ω load connected between PWRO+ and PWRO-, the maximum voltage swing across the load is ± 5.0 volts. The series combination of R_S and the hybrid transformer must present a minimum A.C.

load resistance of 600Ω to the amplifier in the bridged configuration. A typical connection of the output driver amplifiers is shown in Figure 6. These amplifiers can also be used with loads connected to ground.

When the power amplifier is not needed it should be deactivated to save power. This is accomplished by tying the PWRI pin to V_{BB} before the device is powered up.

Power Down Mode

Pin 13, PDN, provides the power down control. When the signal on this lead is brought high, the 2912A goes into a standby, power down mode. Power dissipation is reduced to 0.5 mW. In the stand-by mode, all outputs go into a high impedance state. This feature allows multiple 2912As to drive the same analog bus on a time-shared basis.

When power is restored, the settling time of the 2912A is typically 15 ms.

The PDN interface is directly compatible with the Intel 2910A and 2911A PDN outputs. Only one command from the common control is then necessary to power down both the Codec and the Filters of the line or trunk interface.




Figure 6. Typical Connection of
Output Driver Amplifier



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias10°C to +	
Storage Temperature65°C to +1	50°C
Supply Voltage with Respect to V _{BB} 0.3V to +	14.0V
All Input and Output Voltages with Respect to V _{BB} 0.3V to +	
All Output Currents ±5	0 mA
Power Dissipation1	Watt

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = 5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; GRDA = 0V; GRDD = 0V; unless otherwise specified

DIGITAL INTERFACE (CLK, CLKO, and PDN Pins)

Symbol	of BASIES Parameter olla stutte	Min	Typ(1)	Max	Unit	Test Conditions
ILIC	Input Load Current, CLK	511126		10	μΑ	VIN = GRDD to VCC
ILIO OTT	Input Load Current, CLK0	nedW		10	μΑ	$V_{IN} = V_{BB}$ to V_{CC}
ILIP	Input Load Current, PDN			-100	μΑ	VIN = GRDD to VCC
V _{IL}	Input Low Voltage (except CLK0)	Tent		0.8	٧	
VIHSSSO	Input High Voltage (except CLK0)	2.0			٧	
VILO	Input Low Voltage, CLK0	V _{BB}		V _{BB} +0.5	٧	\$ Sakours
VIIO	Input Intermediate Voltage, CLK0	GRDD-0.5		0.8	V	
V _{IHO}	Input High Voltage, CLK0	V _{CC} -0.5	270159-5	Vcc	٧	

POWER DISSIPATION

Symbol	Parameter	Min	Typ(1)	Max	Unit	Test Conditions
lcco	V _{CC} Standby Current		50	100	μΑ	PDN = V _{IH} Min
I _{BB0}	V _{BB} Standby Current		50	100	μΑ	PDN = V _{IH} Min
loc1	V _{CC} Operating Current, Power Amplifiers Inactive	ART	studiennoo	10	mA	$PWRI = V_{BB}(2)$
I _{BB1}	V _{BB} Operating Current, Power Amplifiers Inactive		FWG6 to ap			$PWRI = V_{BB}(2)$
lcc2	V _{CC} Operating Current		8	14	mA	30
I _{BB2}	V _{BB} Operating Current		pns 80 mm	9 14	mA	nao baol Ω000 a rifi)

NOTES

1. Typical values are for T_A = 25°C and nominal power supply values.

2. To place the power amplifiers in the inactive mode PWRI must be tied to VBB prior to power-up.



D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = 5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; GRDA = 0V; GRDD = 0V; unless otherwise specified (Continued)

ANALOG INTERFACE, TRANSMIT FILTER INPUT STAGE 60 493 FILTER SVERGE 30A 763 FILTER INPUT STAGE 60 493 FILTER INPUT STAGE 60

Symbol	Parameter			Min	Typ(1)	Max	Unit	Test Conditions	Symbols
I _{BXI}	Input Leakage Current, VF	XI+,VF	(1-			100	nA	-2.2V < V _{IN} < 2.2V	'Asl
R _{IXI}	Input Resistance, VF _X I+,	VF _X I-		10	1		$M\Omega$	Input Resistance, VFg1	RIA
Vosxi	Input Offset Voltage, VF _X I	+, VF _X I-				25	mV	Output Resistance, VF _R	ROPI
CMRR	Common Mode Rejection,	VF _X I+,	VF _X I-	60	75	finance		$-2.2V < V_{IN} < 2.2V$, 0 dBm0 = 1.1 V _{RMS} , Inpu	t at VF _X I-
Avol	DC Open Loop Voltage Ga	in, GS _X		3000				1 KHz, VR _R O	
fc	Open Loop Unity Gain Ban	dwidth, (SSX		081	tis at	MHz	Power Supply Rejection	PSHR4
V _{OXI}	Output Voltage Swing, GS	X		±2.5			٧	$R_L \ge 10 K\Omega$	
C _{LXI}	Load Capacitance, GS _X					25	pF	LOEU Onpaniarins, in p	RJ0
RLXI	Minimum Load Resistance	, GS _X		10		UR I	ΚΩ	Minimum R _L	1911

ANALOG INTERFACE, TRANSMIT FILTER (See Figure 9)

Symbol	Parameter	Min	Typ(1)	Max	Unit	Test Conditions
Rox	Output Resistance, VF _X O	48 1 14	20	35	Ω	massa rounge
Vosx	Output DC Offset, VF _X O			100	mV	VF _X I + Connected to GRDA, Input Op Amp at Unity Gain
PSRR ₁	Power Supply Rejection of V _{CC} at 1 KHz, VF _X O	30	40	IVV9	dB	Note 2
PSRR ₂	Power Supply Rejection of V _{BB} at 1 KHz, VF _X O	25	30	AW9,	dB	Note 2 A TONIO ASSOV
CLX	Load Capacitance, VF _X O	9.1	1	25	pF	VORA1 Output Voltage Swin
RLX	Minimum Load Resistance, VF _X O	2.7	1	bebn3	ΚΩ	Minimum R _L
V _{OX1}	Output Voltage Swing, 1 KHz, VF _X O	±3.2	±		٧	$R_L \ge 10 \text{ K}\Omega$ or with 2910A or 2911A
V _{OX2}	Output Voltage Swing, 1 KHz, VF _X O	±2.5			٧	$R_L \ge 2.7 K\Omega$

1. Typical values for $T_A=25^{\circ}\text{C}$ and nominal power supply values. 2. PSRR_{1,2} include op amp in transmit section.

ANALOG INTERFACE, RECEIVE FILTER (See Figure 10) WHEN AND THE THE PROPERTY OF THE PROPERTY OF

Symbol	positiono de Parameter and best (Min	Typ(1)	Max	Unit	Test Conditions
I _{BR}	Input Leakage Current, VFRI			3	μΑ	$-3.2V < V_{IN} < 3.2V$
RIR	Input Resistance, VF _R I	1	or I	-16	MΩ	Rixi Input Resistance, VI
ROR	Output Resistance, VFRO			100	Ω	Vosys Input Offset Voltage
Vosa	Output DC Offset VFRO	87	06-1-1 ₂ -10	100	mV	VF _R I Connected to GRDA
PSRR ₃	Power Supply Rejection of V _{CC} at 1 KHz, VF _R O	30	45	x80.	dB laD en	NOL DO Open Loop Velti
PSRR ₄	Power Supply Rejection of V _{BB} at 1 KHz, VF _R O	30	35,8	width, C	dB	C Cpen Loop Unity Ga
CLR	Load Capacitance, VFRO		34	25	pF	TALL THE PROPERTY OF THE PROPE
RLR	Minimum Load Resistance, VF _R O	10		200	ΚΩ	Minimum R _L
VOR	Output Voltage Swing, VF _R O	±3.2	9/	ASS	٧	$R_L = 10 \text{K}\Omega$

ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE

Symbol	Parameter	Min	Typ(1)	Max	Unit	Test	Conditions
I _{BRA}	Input Leakage Current, PWRI			3	μΑ	$-3.2V < V_{IN} < 3.2V$	
RIRA	Input Resistance, PWRI	10			МΩ	X IV Jessio O	TINDU XEOV
RORA	Output Resistance, PWRO+, PWRO-		8 1	18.00	Ω	I _{OUT} < 10 mA -3.0V < V _{OUT} < 3.0V	
Vosra	Output DC Offset, PWRO+, PWRO-		e l	50	mV	PWRI Connected to GRDA	
CLRA	Load Capacitance, PWRO+, PWRO-			100	pF	Ox7V SHXL	
V _{ORA1}	Output Voltage Swing Across R _L ,	±3.2			VO,	$R_L = 10 \text{K}\Omega$	R _L Connected
	PWRO+, PWRO- Single Ended Connection	±2.9	2	PXO	V	$R_L = 600\Omega$	to GRDA fo ≥ 200 Hz
	distribution of a Park V	±2.5	8± 0	ave	V	$R_L = 300\Omega$	MOMO HS
VORA2	Differential Output Voltage Swing,	±6.4			٧	$R_L = 20 \text{K}\Omega$	R _L Connected
	PWRO+, PWRO-	±5.8	4 1 3	(TO)	V	$R_L = 1200\Omega$	between PWRO +
	Balanced Output Connection	±5.0	ylogua	Swod	V	$R_L = 600\Omega$	and PWRO — fo ≥ 200 Hz

NOTE

^{1.} Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values.



A.C. CHARACTERISTICS $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; GRDA = 0V; GRDD = 0V; unless otherwise specified

Clock Input Frequency: CLK = 1.536 MHz ±0.1%; CLK0 = V_{IL0} (Tied to V_{BB}) = 0.13 Ayanaupana Ayana Ababa

CLK = 2.048 MHz $\pm 0.1\%$; CLK0 = V_{IH0} (Tied to V_{CC})

CLK = 1.544 MHz ±0.1%; CLK0 = V_{II0} (Tied to GRDD)

TRANSMIT FILTER TRANSFER CHARACTERISTICS DIVIDING TO A RAND RESPONDED TO THE PROPERTY OF THE P

(See Transmit Filter Transmit Characteristics, Figure 7)

Symbol	Parame	ter	Min	Typ(1)	Max	Unit	Test Conditions
G _{RX}	Gain Relative to Gain a	it 1 KHz			2911A	0 A010S	0 dBm0 Input Signal
V _{RMS} ×	16.67 Hz	0.125 dB		-56	-50	dB	Gain Setting Op Amp
(10)	50 Hz	0 125 dB	0.5	4 6	-25	dB	Unity Gain 34 003
0008/	60 Hz	0.125 dB	ast.	0-1	-23	dB	300 Hz to 3000 Hz
0008	200 Hz	6P E0'0	-1.0		-0.125	dB	0 dBm0 Signal ≡ 1.1 V _{RMS}
	300 Hz to 3000 Hz	8b 11.0-	-0.125		0.125	dB	Input at VF _X I
	3300 Hz	Bb At-	-0.35		0.03	dB	4000 Hz
	3400 Hz	86 06-	-0.7		-0.1	dB	0 dBm0 Signal ≡ 1.6 V _{RMS}
	4000 Hz	85 F.0+ 0	1.0	- 08	-14	dB	Output at VF _X O
	4600 Hz and Above	002 0.002 dB/°C	0.0		-32	dB	CART Clain Variation with T
G _{AX}	Absolute Passband Ga VF _X O	in at 1 KHz,	2.9	3.0	3,1	dB	R _L = ∞(3)
G _{AXT}	Gain Variation with Ter 1 KHz	mperature at		0.0002	0.002	dB/°C	0 dBm0 Signal Level
G _{AXS}	Gain Variation with Sup	oplies at 1 KHz		0.01	0.07	dB/V	0 dBm0 Signal Level, Supplies ±5%
CT _{RT}	Cross Talk, Receive to Measured at VF _X O			-75	-65	dB	VF _R I = 1.6 V _{RMS} , 1 KHz Input, VF _X I + , VF _X I - Connected to GS _X , GS _X
	20 log VF _X O VF _R O				(F _R O,	Delay,	Connected through 10 K Ω to GRDA
N _{CX1}	Total C Message Noise	at Output, VF _X O		6	11 0		Gain Setting Op Amp at Unity Gain
N _{CX2}	Total C Message Noise	e at Output, VF _X O		9 18	13		Gain Setting Op Amp at 20 dB Gain
D _{DX}	Differential Envelope D 1 KHz to 2.6 KHz	elay, VF _X O			60	μs	, VF _R O , ,
D _{AX}	Absolute Delay at 1 KH	Iz, VF _X O	ply value	US TOWO	1100	μs	Typical Values are for $T_A = 2$
DP _{X1}	Single Frequency Disto	ortion Products	a 2912A perlotm	bns ass	-48	dB	0 dBm0 Input Signal at 1 KHz
DP _{X2}	Single Frequency Disto Maximum Signal Level VF _X O				-45	dB	0.16 V _{RMS} 1 KHz Input Signal at VF _X I +; Gain Setting Op Amp at 20 dB Gain. The +3 dBm0 Signal at VF _X O is 2.26 V _{RMS}



A.C. CHARACTERISTICS $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; GRDA = 0V; GRDD = 0V; unless otherwise specified (Continued)

Clock Input Frequency: CLK = 1.536 MHz ±0.1%; CLK0 = V_{IL0} (Tied to V_{BB})

CLK = 1.544 MHz \pm 0.1%; CLK0 = V_{II0} (Tied to GRDD)

CLK = 2.048 MHz ± 0.1%; CLK0 = V_{IH0} (Tied to V_{CC})

RECEIVE FILTER TRANSFER CHARACTERISTICS (See Receive Filter Transfer Characteristics, Figure 8)

Symbol	Parameter			Min	Typ(1)	Max	Unit	Test Conditions	
G _{RR}	Gain Relative to Gain at 1 KHz with Sinx/x Correction of 2910A or 2911A			AL MI			st 1 KHz	0 dBm0 Input Signal	
	Below 200 Hz	85	-50	56	-		0.125	dB	0 dBm0 Signal ≡ 1.6 V _{RMS} ×
	200 Hz mis D yalad	8b	-25		-0.5		0.125	dB	$\sin\left(\frac{\pi f}{2}\right)$
	300 Hz to 3000 Hz	8b	-23		-0.125		0.125	dB	SH 0= (8000)
Уамы	3300 Hz 3 0mas 0	Bb.	-0.126		-0.35		0.03	dB	Input at VF _R I $\left(\frac{\pi \tau}{8000}\right)$
	3400 Hz / 18 100ml	8b	0.125		-0.7		-0.1	dB	300 Hz to 3000 Hz
	4000 Hz	Sb	0.03		38.0	-	-14	dB	3300 Hz
Yaus-	4600 Hz and Above	85	1.0-		0.7		-30	dB	3400 Hz
G _{AR}	Absolute Passband Ga	in at 1	KHz, VF	RO	-0.1	0	+0.1	dB	$R_L = \infty(3,4)$
G _{ART}	Gain Variation with Temperature at 1 KHz			0	0.0002	0.002	dB/°C	0 dBm0 Signal Level	
G _{ARS}	Gain Variation with Supplies at 1 KHz			0.0	0.01	0.07	dB/V	0 dBm0 Signal Level, Supplies ±5%	
CT _{TR}	Cross Talk, Transmit to Receive, Measured at VF _R O; 20 log (VF _R O/VF _x O)			.0	-70	-60	dB	VF _X I = 1.1 V _{RMS} , 1 KHz Output, VF _R I Connected to GRDA	
NCR	Total C Message Noise at Output, VFRO				2	6	dBrnc0 (Note 2)	VF _R O Output or PWRO + and PWRO - Connected with Unity Gain	
DDR	Differential Envelope Delay, VF _R O, 1 KHz to 2.6 KHz					100	μs	20 log VFRO	
DAR 18	Absolute Delay at 1 KHz, VFRO				Ox	110	μs	Nox1 Total C Message Nois	
DP _{R1}	Single Frequency Distortion Products					-48	dB	0 dBm0 Input Signal at 1 KHz	
DP _{R2}	Single Frequency Distortion Products at Maximum Signal Level of +3 dBm0 at VF _R O				O _X -	-45	dB	+3 dBm0 Signal Level of 2.26 V _{RMS} , 1 KHz Input at VF _R I	

1. Typical Values are for $T_A=25^{\circ}C$ and nominal power supply values. 2. A noise measurement of 12 dBrnc into a 600Ω load at the 2912A device is equivalent to 6 dBrnc0.

3. For gain under load refer to output resistance specs and perform gain calculation.

4. Output is non-inverting.



TRANSFER CHARACTERISTICS




Figure 7. Transmit Filter





Figure 8. Receive Filter

NOTES:

 Typical Transfer Function of the Receive Filter as a Separate Component.
 Typical Transfer Function of the Receive Filter Driven by the Sample and Hold Output of the Intel 2910A and 2911A CODECS. The Combined Filter/CODEC Response Meets the Stated Specifications.



POWER SUPPLY REJECTION TYPICAL VALUES OVER 3 RANGES




Figure 9. Transmit Filter




Figure 10. Receive Filter



2913 AND 2914 COMBINED SINGLE-CHIP PCM CODEC AND FILTER

- 2913 Synchronous Clocks Only, 300 Mil Package
- 2914 Asynchronous Clocks, 8th Bit Signaling, Loop Back Test Capability
- AT&T D3/D4 and CCITT Compatible for Synchronous Operation
- Pin Selectable μ-Law or A-Law Operation
- Two Timing Modes:

 Fixed Data Rate Mode
 1.536, 1.544, or 2.048 MHz
 - Variable Data Rate Mode
 64 KHz 2.048 MHz

- **Exceptional Analog Performance**
- 28-Pin Plastic Leaded Chip Carrier (PLCC) for Higher Integration
- Low Power HMOS-E Technology: — 5 mW Typical Power Down — 140 mW Typical Operating
- Fully Differential Architecture Enhances Noise Immunity
- On-Chip Auto Zero, Sample and Hold, and Precision Voltage References
- Direct Interface with Transformer or Electronic Hybrids

The Intel 2913 and 2914 are fully integrated PCM codecs with transmit/receive filters fabricated in a highly reliable and proven N-channel HMOS silicon gate technology (HMOS-E). These devices provide the functions that were formerly provided by two complex chips (2910A or 2911A and 2912A). Besides the higher level of integration, the performance of the 2913 and 2914 is superior to that of the separate devices.

The primary applications for the 2913 and 2914 are in telephone systems:

- · Switching-Digital PBX's and Central Office Switching Systems
- Transmission—D3/D4 Type Channel Banks and Subscriber Carrier Systems
- Subscriber Instruments—Digital Handsets and Office Workstations

The wide dynamic range of the 2913 and 2914 (78 dB) and the minimal conversion time make them ideal products for other applications such as:

- Voice Store and Forward
- Secure Communications Systems
- Digital Echo Cancellers
- Satellite Earth Stations





Figure 1. Pin Configurations

210629-3



LANG L. FILL MAILIES

Name Description		Name	Description	
V _{BB}	Power (-5V)	GS _X	Transmit Gain Control	
PWRO+, PWRO-	Power Amplifier Outputs	VF _X I-, VF _X I+	Analog Inputs	
GSR	Receive Gain Control	GRDA	Analog Ground	
PDN	Power Down Select	NC	No Connect	
CLKSEL	Master Clock Frequency Select	SIGX	Transmit Signaling Input	
LOOP	Analog Loop Back	ASEL	μ- or A-Law Select	
SIGR	Receive Signaling Output	TSX	Timeslot Strobe/Buffer Enable	
DCLKR	Receive Variable Data Clock	DCLKX	Transmit Variable Data Clock	
DR	Receive PCM Input	D _X	Transmit PCM Output	
FS _R	Receive Frame Synchronization Clock	FS _X	Transmit Frame Synchronization Clock	
GRDD	Digital Ground	CLKX	Transmit Master Clock	
Vcc	Power (+5V)	CLK _R	Receive Master Clock (2914 Only, Internally Connected to CLK _X on 2913)	

Table 2. Pin Description

19	Table 2. Pin Description			
Symbol	Function			
V _{BB}	Most negative supply; input voltage is $-5V \pm 5\%$.			
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.			
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+			
GS _R	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12 dB range depending on the voltage at GS _R .			
PDN	Power down select. When $\overline{\text{PDN}}$ is TTL high, the device is active. When low, the device is powered down.			
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLK _X , CLK _R . CLKSEL = V _{BB}			
LOOP	Analog loopback. When this pin is TTL high, the analog output (PWRO+) is internally connected to the analog input (VF $_{\rm X}$ I+), GS $_{\rm R}$ is internally connected to PWRO-, and VF $_{\rm X}$ I- is internally connected to GS $_{\rm X}$. A 0 dBm0 digital signal input at D $_{\rm R}$ is returned as a +3 dBm0 digital signal output at D $_{\rm X}$.			
SIGR	Signaling bit output, receive channel. In fixed data rate mode, SIG _R outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.			
DCLK _R	Selects the fixed or variable data rate mode. When $DCLK_R$ is connected to V_{BB} , the fixed data rate mode is selected. When $DCLK_R$ is not connected to V_{BB} , the device operates in the variable data rate mode. In this mode $DCLK_R$ becomes the receive data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.			



Table 2. Pin Description (Continued)

Symbol	Function of policina and advisors as a second of the secon					
PR lab bns e	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK _R in the fixed data rate mode and DCLK _R in variable data rate mode.					
FS _R	8 KHz frame synchronization clock input/timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS _R is TTL low for 300 milliseconds.					
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.					
CLKR	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.					
CLKX	Transmit master and data clock for the fixed data rate mode; transmit master clock only variable data rate mode.					
FSX	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently but in an analogous manner to FS _R .					
44	The transmit channel enters the standby state whenever FS _X is TTL low for 300 milliseconds.					
D _X	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK_X in fixed data rate mode and $DCLK_X$ in variab data rate mode.					
TS _X /DCLK _X	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel, fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.					
SIG _X /ASEL	A dual purpose pin. When connected to V_{BB} , A-law operation is selected. When it is not connected to V_{BB} this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D_X lead. If n used as an input pin, ASEL should be strapped to either V_{CC} or GRDD.					
NC	No connect.					
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.					
VF _X I+	Non-inverting analog input to uncommitted transmit operational amplifier.					
VF _X I-	Inverting analog input to uncommitted transmit operational amplifier.					
GS _X	Output terminal of transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.					
Vcc	Most positive supply; input voltage is +5V ±5%.					




The 2913 and 2914 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

FUNCTIONAL DESCRIPTION TO THE following major functions are provided:

- · Bandpass filtering of the analog signals prior to encoding and after decoding
- · Encoding and decoding of voice and call progress information
- · Encoding and decoding of the signaling and supervision information

SWITCHING



CHANNEL BANKS




Figure 3. Typical Line Terminations



GENERAL OPERATION

System Reliability Features

The combochip can be powered up by pulsing FS $_X$ and/or FS $_B$ while a TTL high voltage is applied to \overline{PDN} , provided that all clocks and supplies are connected. The 2913 and 2914 have internal resets on power up (or when VB $_B$ or VCC are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D_X and \overline{TS}_X are held in a high impedance state for approximately four frames (500 μ s) after power up or application of V_{BB} or V_{CC} . After this delay, D_X , \overline{TS}_X , and signaling will be functional and will occur in the proper time-slot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output ${\rm SIG}_{\rm R}$ is also held low for a maximum of four frames after power up or application of ${\rm V}_{\rm BB}$ or ${\rm V}_{\rm CC}$. ${\rm SIG}_{\rm R}$ will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability, \overline{TS}_X and D_X will be placed in a high impedance state approximately 30 μ s after an interruption of CLK $_X$. Similarly, SIG $_R$ will be held low approximately 30 μ s after an interruption of CLK $_R$. These interruptions could possibly occur with some kind of fault condition.

Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 2913/2914 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the $\overline{\text{PDN}}$ pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the $\overline{\text{PDN}}$ pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS_X and/or FS_R. With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired, FS_X should be applied to the device while FS_R is held low. Similarly, if receive only operation is desired, FS_R should be applied while FS_X is held low.

Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLKR to VBB. It employs master clocks CLKX and CLKR, frame synchronization clocks FSX and FSR, and output $\overline{\text{TS}}_X$.

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status		
Power Down Mode	PDN = TTL Low	5 mW	\overline{TS}_X and D_X are placed in a high impedance state and SIG_R is placed in a TTL low state within 10 μs .		
Standby Mode	FS _X and FS _R are 12 mW		\overline{TS}_X and D_X are placed in a high impedance state and SIG_R is placed in a TTL low state 300 milliseconds after FS_X and FS_R are removed.		
Only Transmit Is on Standby	FS _X is TTL Low	70 mW	\overline{TS}_X and D_X are placed in a high impedance state within 300 milliseconds.		
Only Receive Is on Standby	FS _R is TTL Low	110 mW	SIG _R is placed in a TTL low state within 300 milliseconds.		



CLK $_{\rm X}$ and CLK $_{\rm R}$ serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway. FS $_{\rm X}$ and FS $_{\rm R}$ are 8 KHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function. $\overline{\rm TS}_{\rm X}$ is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D_X on the first eight positive transitions of CLK_X following the rising edge of FS_X . Similarly, on the receive side, data is received on the first eight falling edges of CLK_R . The frequency of CLK_X and CLK_R is selected by the CLKSEL pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

Variable Data Rate Mode

Variable data rate timing is selected by connecting DCLK $_R$ to the bit clock for the receive PCM highway rather than to V $_{BB}$. It employs master clocks CLK $_{X}$ and CLK $_{R}$, bit clocks DCLK $_{R}$ and DCLK $_{X}$, and frame synchronization clocks FS $_{R}$ and FS $_{X}$.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 2914 or synchronous in the case of the 2913, from 64 KHz to 2.048 MHz. Master clock's inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode, DCLK $_{\rm R}$ and DCLK $_{\rm X}$ become the data clocks for the receive and transmit PCM highways. While FS $_{\rm X}$ is high, PCM data from D $_{\rm X}$ is transmitted onto the highway on the next eight consecutive positive transitions of DCLK $_{\rm X}$. Similarly, while FS $_{\rm R}$ is high, each PCM bit from the highway is received by D $_{\rm R}$ on the next eight consecutive negative transitions of DCLK $_{\rm R}$.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 μs frame as long as DCLK $_X$ is pulsed and FS $_X$ is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

Signaling most creates ent of sub outsy mut

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode (DCLKR = V_{BB}). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on SIG_X for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the SIG_R lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)



Asynchronous Operation

The 2914 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry, the design of the Intel 2913/2914 combochip includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. CLK_X and DCLK_X are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

Analog Loopback

A distinctive feature of the 2914 is its analog loop-back capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the analog output (PWRO+) is internally connected to the analog input (VF_XI+), GS_R is internally connected to PWRO-, and VF_XI- is internally connected to GS_X.

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel (D_R) with those generated on the transmit channel (D_X). Due to the difference in transmission levels between the transmit and receive sides, a 0 dBm0 code sent into D_R will

emerge from D_X as a +3 dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. The technique uses a difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature and bias stable reference voltage. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the transmission parameters, providing the user a significant margin for error in other board components.

Conversion Laws T. N. V. D. molis

The 2913 and 2914 are designed to operate in both $\mu\text{-law}$ and A-law systems. The user can select either conversion law according to the voltage present on the SIGx/ASEL pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for $\mu\text{-law}$ and A-law conversion. If A-law operation is desired, SIGx should be tied to VBB. Thus, signaling is not allowed during A-law operation. If $\mu=255\text{-law}$ operation is selected, then SIGx is a TTL level input which modifies the LSB of the PCM output in signaling frames.




Figure 5. Simplified Block Diagram of 2914 Combochip in the Analog Loopback Configuration



TRANSMIT OPERATION

Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a common mode range of ± 2.17 volts, a DC offset of 25 mV, an open loop voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS χ) must be greater than 10 K Ω in parallel with less than 50 pF. The input signal on lead VF χ l + can be either AC or DC coupled. The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.714. The 2913 and 2914 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 8.

A high pass section configuration was chosen to reject low frequency noise from 50 Hz and 60 Hz power lines, 17 Hz European electric railroads, ringing




Figure 6. Transmit Filter Gain Adjustment

frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

Encoding wells of sebie evisoer bas firmenent entr

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

RECEIVE OPERATION

Decoding

The PCM word at the D_R lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

Receive Filter shoo omab o a zebiz eviso

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.714. The filter contains the required compensation for the (sin x)/x response of such decoders. The receive filter characteristics and specifications are shown in Figure 9.

Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

	Name of the last				
Table 4.	7ero	Tranemi	ieeion	level	Pointe

Symbol	Parameter	Value	Units	Test Conditions	
0TLP1 _X	Zero Transmission Level Point	+276	dBm	Referenced to 600Ω	
	Transmit Channel (0 dBm0) μ-Law	+1.00	dBm	Referenced to 900Ω	
0TLP2 _X	Zero Transmission Level Point	+2.79	dBm	Referenced to 600Ω	
	Transmit Channel (0 dBm0) A-Law	+1.03	dBm	Referenced to 900Ω	
0TLP1 _R	Zero Transmission Level Point	+5.76	dBm	Referenced to 600Ω	
	Receive Channel (0 dBm0) μ-Law	+4.00	dBm	Referenced to 900Ω	
0TLP2 _R	Zero Transmission Level Point	+5.79	dBm	Referenced to 600Ω	
	Receive Channel (0 dBm0) A-Law	+4.03	dBm	Referenced to 900Ω	

The receive channel transmission level may be adjusted between specified limits by manipulation of the GS_R input. GS_R is internally connected to an analog gain setting network. When GS_R is strapped to $\mathsf{PWRO}-$, the receive level is maximized; when it is tied to $\mathsf{PWRO}+$, the level is minimized. The output transmission level interpolates between 0 dB and -12 dB as GS_R is interpolated (with a potentiometer) between $\mathsf{PWRO}+$ and $\mathsf{PWRO}-$. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at $D_{\rm R}$ is the eightcode sequence specified in CCITT recommendation G 711

OUTPUT GAIN SET: DESIGN CONSIDERATIONS

(Refer to Figure 7)

PWRO+ and PWRO- are low impedance complementary outputs. The voltages at the nodes are:




Figure 7. Gain Setting Configuration

Vo+ at PWRO+

Vo- at PWRO-

 $V_O = (V_O +) - (V_O -)$ (total differential response)

R₁ and R₂ are a gain setting resistor network with the center tap connected to the GS_R input.

A value greater than 10K ohms for R_1+R_2 and less than 100K ohms for R_1 in parallel with R_2 is recommended because:

- (a) The parallel combination of R_1+R_2 and R_L sets the total loading.
- (b) The total capacitance at the GS_R input and the parallel combination of R₁ and R₂ define a time constant which has to be minimized to avoid inaccuracies.

A is the gain of the power amplifiers, where

$$A = \frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is R_1/R_2 as a function of A.

$$R_1/R_2 = \frac{4A-1}{1-A}$$

(Allowable values for A are those which make R_1/R_2 positive.)

Examples are:

If A = 1 (maximum output), then

$$R_1/R_2 = \infty$$
 or $V(GS_R) = V_O -;$

i.e., GS_R is tied to PWRO-

If $A = \frac{1}{2}$, then

$$R_1/R_2 = 2$$

If $A = \frac{1}{4}$, (minimum output) then

ABSOLUTE MAXIMUM RATINGS

Temperature under Bias	10°C to +80°C
Storage Temperature	-65°C to +150°C
V _{CC} and GRDD with Respect to V _{BB}	0.3V to +15V
All Input and Output Voltages with Respect to VBB	0.3V to +15V
Power Dissipation	1.35W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, $V_{BB} = -5V \pm 5$ %, GRDA = 0V, GRDD = 0V, unless otherwise specified

Typical values are for T_A = 25°C and nominal power supply values

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
THE SH	Low Level Input Current	sy A	122	10	μΑ	$GRDD \le V_{IN} \le V_{IL}(1)$
l _{IH}	High Level Input Current	10091		10	μΑ	V _{IH} ≤ V _{IN} ≤ V _{CC}
VIL HE	Input Low Voltage, except CLKSEL	(T (B)	-ilbi	0.8	V	stigib rebnu tuque lennado eviso
VIH	Input High Voltage, except CLKSEL	2.0	-15	ohean	V	ions, that is, when the digital input is
V _{OL} a	Output Low Voltage			0.4	V	$I_{OL} = 3.2 \text{ mA}$ at D_X , \overline{TS}_X and SIG_R
V _{OH}	Output High Voltage	2.4			٧	$I_{OH} = 9.6 \text{ mA at } D_X$ $I_{OH} = 1.2 \text{ mA at } SIG_R$
VILO	Input Low Voltage, CLKSEL(2)	V _{BB}		V _{BB} + 0.5	٧	CONSIDERATIONS
VIIO	Input Intermediate Voltage, CLKSEL	GRDD - 0.5		0.5	٧	(Refer to Figure 7)
V _{IHO}	Input High Voltage, CLKSEL	V _{CC} - 0.5	-92	Vcc	٧	PWND SHILL PV O Ste low lies mentary outputs. The voltages at the
Cox	Digital Output Capacitance(3)	For e	5		pF	
CIN	Digital Input Capacitance	tanut	5	10	pF	



D.C. CHARACTERISTICS TELEMARAS MORRIMEMAST - SOTTEMETOARAND D.A.

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GRDA = 0V, GRDD = 0V, unless otherwise specified

Typical values are for T_A = 25°C and nominal power supply values (Continued)

POWER DISSIPATION All measurements made at f_{DCLK} = 2.048 MHz, outputs unloaded

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
lcc1 ·	V _{CC} Operating Current(5)		14	19	mA	SAIN AND DYNAMIC RANGE
I _{BB1}	V _{BB} Operating Current	xel	-18	-24	mA	Symbol Perameter
Icco wat-	V _{CC} Power Down Current	0.18	0.5	1.00-	mA	PDN ≤ V _{IL} ; after 10 μs
I _{BB0}	V _{BB} Power Down Current		-0.5	-1.0	mA	$\overline{PDN} \le V_{IL}$; after 10 μ s
Iccs	V _{CC} Standby Current	100	1.2	2.4	mA	FS_X , $FS_R \le V_{IL}$; after 300 ms
I _{BBS}	V _{BB} Standby Current		-1.2	-2.4	mA	FS_X , $FS_R \le V_{IL}$; after 300 ms
P _{D1}	Operating Power Dissipation(4)	o tele	140	200	mW	OnW Cigital Millwatt Respon
PDO	Power Down Dissipation(4)		5	10	mW	PDN ≤ V _{IL} ; after 10 μs
PST	Standby Power Dissipation(4)		12	25	mW	$FS_X, FS_R \leq V_{IL}$

NOTES:

1. V_{IN} is the voltage on any digital pin.

2. SIG_X and DCLKR are TTL level inputs between GRDD and V_{CC} ; they are also pin straps for mode selection when tied to V_{BB} . Under these conditions V_{ILO} is the input low voltage requirement.

3. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.

4. With nominal power supply values.

5. V_{CC} applied last or simultaneously with V_{BB}.

ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
I _{BXI}	Input Leakage Current, VF _X I+, VF _X I-	3-1, 29	100	100	nA	$-2.17V \le V_{IN} \le 2.17V$	
R _{IXI}	Input Resistance, VF _X I+, VF _X I-	10	10/1		MΩ	ogmys loungs	
Vosxi	Input Offset Voltage, VF _X I+, VF _X I-			25	mV	GT1v Transmit Gain	
CMRR	Common Mode Rejection, VF _X I+, VF _X I-	55			dB	$-2.17V \le V_{1N} \le 2.17V$	
AVOL	DC Open Loop Voltage Gain, GS _X	5000					
fc	Open Loop Unity Gain Bandwidth, GS _X		1	TOTAL	MHz	MISO BITRASTE XSTD	
C _{LXI}	Load Capacitance, GS _X	2		50	pF		
R _{LXI} 86 0	Minimum Load Resistance, GS _X	10		non3	ΚΩ	GT1g Receive Gain 1	

ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE

Symbol	Parameter Parameter	Min	Тур	Max	Unit	Test Conditions
RORA	Output Resistance, PWRO+, PWRO-		1	oking Emo	Ω	GT2 _B Receive 0
Vosra	Single-Ended Output DC Offset, PWRO+, PWRO-		75	±150	mV	Relative to GRDA
CLRA	Load Capacitance, PWRO+, PWRO-			100	pF	



A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS TO A PLAN OF THE STATE OF

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.⁽¹⁾ Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.⁽²⁾ All output levels are (sin x)/x corrected. Specifications are for synchronous operation. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values. ($T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5^{\circ}$; $V_{BB} = -5V \pm 5^{\circ}$; GRDA = 0V; GRDD = 0V; unless otherwise specified).

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
EmW Encoder Milliwatt Respor			±0.04	+0.18	dBm0	Signal input of 1.064 Vrms μ -law Signal input of 1.068 Vrms A-law $T_A = 25^{\circ}\text{C}$, $V_{BB} = -5\text{V}$, $V_{CC} = +5\text{V}$
EmW _{TS}	EmW Variation with Temperature and Supplies	-0.07	±0.02	+0.07	dB	±5% supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Response Tolerance	-0.18	±0.04	+0.18	dBm0	Measure relative to 0TLP _R . Signal input per CCITT Recommendation
	mW FS _{XL} FS _B ≤ V _{BL}	25	12		(4)	G.711. Output signal of 1000 Hz, $R_L = \infty$; $T_A = 25^{\circ}$ C; $V_{BB} = -5V$, $V_{CC} = +5V$.
DmW _{TS}	DmW Variation with Temperature and Supplies	-0.07	+0.02	+0.07	dB	±5% supplies, 0 to 70°C

NOTES:

GAIN TRACKING Reference Level = -10 dBm0


Symbol	Parameter	2913-1,	2914-1	2913	, 2914	Unit	Test Conditions
Symbol	raidineter	Min	Max	Min	Max	V,eon	Fixt Conditions
GT1 _X ∀∀↑.S ≥	Transmit Gain Tracking Error Sinusoidal Input; μ-Law		±0.2 ±0.3 ±0.65	- IxitV FxI+, V	±0.25 ±0.5 ±1.2	dB dB dB	+ 3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT2 _X	Transmit Gain Tracking Error Sinusoidal Input; A-Law	1	±0.2 ±0.3 ±0.65	width, G	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT1 _R	Receive Gain Tracking Error Sinusoidal Input; μ-Law	O MPLIFIER	±0.2 ±0.3 ±0.65	3S _X	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO + R _I = 300Ω
GT2 _R	Receive Gain Tracking Error Sinusoidal Input; A-Law	77	±0.2 ±0.3 ±0.65	+, PWF	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+ R ₁ = 300Ω

^{1. 0} dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 Vrms or an output of 1.503 Vrms for μ -law. See Table 4.

^{2.} Unity gain input amplifier: GS_X is connected to VF_XI- , Signal input VF_XI+ ; Maximum gain output amplifier; GS_R is connected to PWRO-, output to PWRO+.

NOISE All receive channel measurements are single ended

Symbol	Parameter	2913-1, 2914-1			29	13, 2	914	Unit	Test Conditions
Symbol	0m8b 08 02 0	Min	Тур	Max	Min	Тур	Max		SD1x Transmit Signal to
N _{XC1}	Transmit Noise, C-Message Weighted	8b 8b		13	88		15	dBrnc0	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{XC2}	Transmit Noise, C-Message Weighted with Eighth Bit Signaling	Sb Sb		16	36 30 25	WB	18	dBrnc0	$VF_XI + = GRDA, VF_XI - = GS_X;$ 6th Frame Signaling
N _{XP}	Transmit Noise, Psophometrically Weighted	8b 8b		-77	30	WE	-75	dBm0p	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{RC1}	Receive Noise, C-Message Weighted: Quiet Code	8b		8	36	WB	11 J-A ,r	dBrnc0	D _R = 111111111
N _{RC2}	Receive Noise, C-Message Weighted: Sign Bit Toggle	96	CA.	9	25		12	dBrnc0	Input to D _R is zero code with sign bit toggle at 1 KHz rate
N _{RP}	Receive Noise, Psophometrically Weighted	OHIGIO OHIGIO		-82			-79	dBm0p	D _R = lowest positive decode level
N _{SF}	Single Frequency Noise End to End Measurement	can	5.0	-50		11000	-50	dBm0	CCITT G.712.4.2, measure at PWRO+
PSRR ₁	V _{CC} Power Supply Rejection, Transmit Channel	OmBb	-30			-30		dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 KHz, measure at D _X
PSRR ₂	V _{BB} Power Supply Rejection, Transmit Channel	0m8b	-30			-30		dB rigid on	Idle channel; 200 mV P-P signal on supply; 0 to 50 KHz, measure at D _X
PSRR ₃	V _{CC} Power Supply Rejection, Receive Channel	Omar	-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure
48 MHz	Fixed Data Rate: CLK _X = 2.0 0 dBm0, 1.02 KHz	-Sn		245				Delay	narrow band at PWRO+, 0 to 50 KHz
PSRR ₄	V _{BB} Power Supply Rejection, Receive Channel		-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure
	1 = 500 - 600 Hz 1 = 800 - 1000 Hz			170		elay	D egg	errei	narrow band at PWRO+, 0 to 50 KHz
CT _{TR}	Crosstalk, Transmit to Receive	SH SH		-80			-71	dB	$VF_XI + = 0 \text{ dBm0},$ 1.02 KHz, $D_R = \text{lowest}$
148	Fixed Data Rate, $CLK_R = 2.1$. White Digital input is DMW	ea.		190				Delay	positive decode level, measure at PWRO+
CT _{RT}	Crosstalk, Receive to Transmit	£ų su		-80 85 85		yele	-71 G eq	dB Envelu	$D_R = 0$ dBm0, 1.02 KHz $VF_XI + = GRDA$, measure at D_X



DISTORTION

Symbol	Parameter A199,81	Min	Тур	Max	Unit	Test Conditions
SD1 _X	Transmit Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25	REBR 13	Typ	dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _X	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25	16		dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD1 _R	Receive Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25	-77		dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _R	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25	0		dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DPX	Transmit Single Frequency Distortion Products		88-	-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DPR	Receive Single Frequency Distortion Products		08-	-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD ₁	Intermodulation Distortion, End to End Measurement			-35 08	dB	CCITT G.712 (7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
sos	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712 (9)
D _{AX} 09	Transmit Absolute Delay		245	-25	μs	Fixed Data Rate. $CLK_X = 2.048 \text{ MHz}$ 0 dBm0, 1.02 KHz signal at $VF_XI +$ Measure at D_X .
D _{DX} OR	Transmit Differential Envelope Delay Relative to DAX		170 95 45 105		μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz
D _{AR}	Receive Absolute Delay		190		μs	Fixed Data Rate, CLK _R = 2.048 MHz; Digital input is DMW codes. Measure at PWRO+.
D _{DR}	Receive Differential Envelope Delay Relative to DAR		45 35 85 110		μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz



TRANSMIT CHANNEL TRANSFER CHARACTERISTICS METOA RAMO REPEMARY JEMMANO EVISORA

Input amplifier is set for unity gain; noninverting; maximum gain output.

Symbol	Paran	neter		Min	Тур	Max	Unit	Test Conditions	
G _{RX}	Gain Relative to Gain at 1.02 KHz							0 dBm0 Signal input at VF _X I+	
	16.67 Hz	Gh.	acrn		10-	-30	dB	+la nine	
	50 Hz	RIS	351 D-k	2	210-	-25	dB	*H0000 ot 008	
	60 Hz	Ab	20.04		£ 0	-23	dB	- Linnea	
	200 Hz	9h	+0-	-1.8	: n	-0.125	dB	VH DONG	
	300 to 3000 Hz	Oh	11-	-0.125		+0.125	dB	thi dona	
	3300 Hz	Sh	08-	-0.35		+0.03	dB	algoria has sid 6084	
	3400 Hz			-0.7		-0.10	dB		
	4000 Hz					-14	dB		
	4600 Hz and Abo	ve				-32	dB	F 35 0.1+)	





Figure 8. Transmit Channel 6-61



RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Paramet	er	mao n	Min	Тур	Max	Unit	Test Conditions
GRR	Gain Relative to Gain	n at 1.02	KHz	dAt	GUM		16761	0 dBm0 Signal input at DR
+ 1X 14 18	Below 200 Hz					+0.125	dB	O) SVOSION TILSE/ XAD
	200 Hz	80 0	100	-0.5		+0.125	dB	15.67 FIZ
	300 to 3000 Hz	80 0	151-	-0.125		+0.125	dB	SH 00
	3300 Hz	FID E	35	-0.35		+0.03	dB	80 Hz
	3400 Hz	BD 88	1,0=	-0.7		-0.1	dB	200 H2
	4000 Hz	ab cs	5.03	10	1.0-	-14	dB	SH 000E 67 00E
	4600 Hz and Above	ED E	J.U +		L.U-	-30	dB	3H 000E
		THE RESERVE OF THE PARTY.	P Plant				-	THE PARTY OF THE P




Figure 9. Receive Channel



A.C. CHARACTERISTICS—TIMING PARAMETERS

CLOCK SECTION

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tcy	Clock Period, CLK _X , CLK _R	488			ns	f _{CLKX} = f _{CLKR} = 2.048 MHz
tCLK	Clock Pulse Width, CLKX, CLKR	220			ns	
t _{DCLK}	Data Clock Pulse Width	220	-		ns	64 KHz ≤ f _{DCLK} ≤ 2.048 MHz
tcdc	Clock Duty Cycle, CLK _X , CLK _R	45	50	55	%	
t _r , t _f	Clock Rise and Fall Time	5		30	ns	123

TRANSMIT SECTION, FIXED DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{DZX}	Data Enabled on TS Entry	0	P-1/2	145	ns	0 < C _{LOAD} < 100 pF
t _{DDX}	Data Delay from CLK _X	0		145	ns	0 < C _{LOAD} < 100 pF
t _{HZX}	Data Float on TS Exit	60		215	ns	$C_{LOAD} = 0$
tson	Timeslot X to Enable	0		145	ns	0 < C _{LOAD} < 100 pF
tsoff	Timeslot X to Disable	60		215	ns	C _{LOAD} = 0
t _{FSD}	Frame Sync Delay	100		tCLK	ns	
tss	Signal Setup Time	0	SRAD TY	100	ns	gine
t _{SH} seems	Signal Hold Time	0	Any Irilya G		ns	


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{DSR}	Receive Data Setup	10			ns	
t _{DHR}	Receive Data Hold	60			ns	+01
t _{FSD}	Frame Sync Delay	100	1/2	tCLK	ns	2015.
tsigr	SIG _R Update	0		2	μs	

^{1.} Timing parameters t_{DZX} , t_{HZX} , and t_{SOFF} are referenced to a high impedance state.


WAVEFORMS

Fixed Data Rate Timing

TRANSMIT TIMING



RECEIVE TIMING





WAVEFORMS (Continued)

TRANSMIT SECTION, VARIABLE DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{TSDX}	Timeslot Delay from DCLK _X (2)	140		t _{DX} - 140	ns	
t _{FSD}	Frame Sync Delay	100		t _{CY} - 100	ns	
t _{DDX}	Data Delay from DCLKX	0	-	100	ns	0 < C _{LOAD} < 100 pF
tDON	Timeslot to D _X Active	0	1.0	50	ns	0 < C _{LOAD} < 100 pF
tDOFF	Timeslot to D _X Inactive	0		80	ns	0 < C _{LOAD} < 100 pF
t _{DX}	Data Clock Period	488		15620	ns	494
tDFSX	Data Delay from FS _X	0		140	ns	(tit it aus

RECEIVE SECTION, VARIABLE DATA RATE MODE

Symbol	Parameter Parameter	Min	Тур	Max	Unit	Test Conditions
tTSDR	Timeslot Delay from DCLK _R (3)	140		t _{DR} - 140	ns	
t _{FSD}	Frame Sync Delay	100		t _{CY} - 100	ns	
t _{DSR}	Data Setup Time	10			ns	DMINIT BVIBOR
t _{DHR}	Data Hold Time	60			ns	
t _{DR}	Data Clock Period	488		15620	ns	
tser	Timeslot End Receive Time	60			ns	

64 KB OPERATION, VARIABLE DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tFSLX	Transmit Frame Sync Minimum Downtime	488	7		ns	FS _X is TTL high for remainder of frame
tFSLR	Receive Frame Sync Minimum Downtime	1952	1	Laure	ns	FS _R is TTL high for remainder of frame
t _{DCLK}	Data Clock Pulse Width			10	μs	

Timing parameters for t_{DON} and t_{DOFF} are referenced to a high impedance state.
 t_{FSLX} minimum requirements override t_{TSDX} maximum spec for 64 KHz operation.
 t_{FSLR} minimum requirements override t_{TSDR} maximum spec for 64 KHz operation.




VARIABLE DATA RATE TIMING

TRANSMIT TIMING




RECEIVE TIMING



NOTE-

All timing parameters referenced to V_{IH} and V_{IL} except t_{DON} and t_{DOFF} which reference a high impedance state.

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".




29C13 AND 29C14 CHMOS COMBINED SINGLE-CHIP PCM CODEC AND FILTER

- 29C14 Asynchronous Clocks, 8th Bit Signaling, Loop Back Test Capability
- 29C13 Synchronous Clocks Only, 300 Mil Package
- Low-Power Pin Compatible Version of Intel's 2913 and 2914
- 28-Pin Plastic Leaded Chip Carrier (PLCC) for Higher Integration

- AT&T D3/D4 and CCITT Compatible
- **■** 3 Low-Power Modes
 - 3.5 mW Typical Power Down
 - 3.5 mW Typical Standby
 - 64 mW Typical Operating
- Direct Interface with Transformer or Electronic Hybrids
- TTL and CMOS Compatible

Intel's 29C13 and 29C14 are CHMOS versions of Intel's HMOS 2913 and 2914 family members. CHMOS is a technology built on HMOS-II, thus realizing the high performance and density obtained in that process while achieving the low power consumption typical of CMOS circuits.

The 29C13 and 29C14 retain all the features of the 2913 and 2914: push/pull power amplifiers, μ /A law pin select, on-chip auto zero, sample and hold and precision voltage references, power up clear and tri-state on clock interrupt, two timing modes and two power down modes.








Figure 2. Block Diagram

Table 1. Pin Names

Name	Description	Name	Description
V _{BB}	Power (-5V)	GS _X	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	VF _X I-, VF _X I+	Analog Inputs
GS _R	Receive Gain Control	GRDA	Analog Ground
PDN	Power Down Select	NC	No Connect
CLKSEL	Master Clock Frequency Select	SIG _X	Transmit Signaling Input
LOOP	Analog Loop Back	ASEL	μ- or A-law Select
SIGR	Receive Signaling Bit Output	TSX	Timeslot Strobe/Buffer Enable
DCLKR	Receive Variable Data Clock	DCLKX	Transmit Variable Data Clock
D _R	Receive PCM Input	D _X	Transmit PCM Output
FS _R	Receive Frame Synchronization Clock	FS _X	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLKX	Transmit Master Clock
Vcc	Power (+5V)	CLK _R	Receive Master Clock (29C14 only, internally connected to CLK _X on 29C13)



Table 2. Pin Description

Symbol	golans and to prinatilit easgonable Function
V _{BB}	Most negative supply; input voltage is −5 volts ±5%.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.
GS _R	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12 dB range depending on the voltage at GS _R .
PDN	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLK _X , CLK _R .
	CLKSEL = V _{BB}
777	CLKSEL = V _{CC}
LOOP	Analog loopback. When this pin is TTL high, the analog output (PWRO+) is internally connected to the analog input (VF _X I+), GS _R is internally connected to PWRO-, and VF _X I - is internally connected to GS _X . A 0 dBm0 digital signal input at D _R is returned as a $+3$ dBm0 digital signal output at D _X .
SIGR	Signaling bit output, receive channel. In fixed data rate mode, SIG _R outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.
DCLKR	Selects the fixed or variable data rate mode. When DCLK _R is connected to V _{BB} , the fixed data rate mode is selected. When DCLK _R is not connected to V _{BB} , the device operates in the variable data rate mode. If this mode DCLK _R becomes the receive data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
D _R	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK _R in the fixed data rate mode and DCLK _R in variable data rate mode.
FS _R SM 834	8 KHz frame synchronization clock input/timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS _R is TTL low for 600 microseconds.
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
CLKR	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.
CLK _X	Transmit master and data clock for the fixed data rate mode; transmit master clock only in variable data rate mode.
FS _X	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently bu in an analogous manner to FS _R .
	The transmit channel enters the standby state whenever FS _X is TTL low for 600 microseconds.
D _X	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK_X in fixed data rate mode and $DCLK_X$ in variable data rate mode.
TS _X /DCLK _X	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
SIG _X /ASEL	A dual purpose pin. When connected to V_{BB} , A-law operation is selected. When it is not connected to V_{BB} this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D_X lead. If not used as an input pin, ASEL should be strapped to either V_{CC} or GRDD.
NC	No Connect
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
VF _X I+	Non-inverting analog input to uncommitted transmit operational amplifier.
VF _X I-	Inverting analog input to uncommitted transmit operational amplifier.
GSX	Output terminal of transmit input channel op amp. Internally, this is the voice signal input to the transmi filter.
Vcc	Most positive supply; input voltage is +5 volts ±5%.



FUNCTIONAL DESCRIPTION

The 29C13 and 29C14 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

SWITCHING




Figure 3a. Typical Line Terminations

CHANNEL BANKS




Figure 3b. Typical Line Terminations



GENERAL OPERATION

System Reliability Features

The combochip can be powered up by pulsing FS_X and/or FS_R while a TTL high voltage is applied to \overline{PDN} , provided that all clocks and supplies are connected. The 29C13 and 29C14 have internal resets on power up (or when V_{BB} or V_{CC} are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D_X and \overline{TS}_X are held in a high impedance state for approximately four frames (500 μ s) after power up or application of V_{BB} or V_{CC} . After this delay, D_X , \overline{TS}_X , and signaling will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output SIG_R is also held low for a maximum of four frames after power up or application of V_{BB} or V_{CC} . SIG_R will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability, \overline{TS}_X and D_X will be placed in a high impedance state approximately 30 μ s after an interruption of CLK_X. Similarly, SIG_R will be held low approximately 30 μ s after an interruption of CLK_R. These interruptions could possibly occur with some kind of fault condition.

Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 29C13/C14 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the \overline{PDN} pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the \overline{PDN} pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS_X and/or FS_R . With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired, FS_X should be applied to the device while FS_R is held low. Similarly, if receive only operation is desired, FS_R should be applied while FS_X is held low.

Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLKR to $V_{BB}.$ It employs master clocks CLK $_{\!X}$ and CLKR, frame synchronization clocks FS $_{\!X}$ and FS $_{\!R},$ and output $\overline{TS}_{\!X}.$

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status		
Power Down Mode	PDN = TTL low	3.5 mW	\overline{TS}_X and D_X are placed in a high impedance state and SIG_R is placed in a TTL low state within 10 μs .		
Standby Mode	FS _X and FS _R are TTL low	3.5 mW	$\overline{\text{TS}}_X$ and D_X are placed in a high impedance state and SIG_R is placed in a TTL low state 600 microseconds after FS $_X$ and FS $_R$ are removed.		
Only transmit is on Standby	FS _X is TTL low	35 mW	$\overline{\text{TS}}_X$ and D_X are placed in a high impedance state within 300 milliseconds.		
Only receive is on Standby	FS _R is TTL low	35 mW	SIG _R is placed in a TTL low state within 600 microseconds.		

 ${\sf CLK}_X$ and ${\sf CLK}_R$ serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway. ${\sf FS}_X$ and ${\sf FS}_R$ are 8 KHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function. $\overline{{\sf TS}}_X$ is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D_X on the first eight positive transitions of CLK_X following the rising edge of FS_X . Similarly, on the receive side, data is received on the first eight falling edges of CLK_R . The frequency of CLK_X and CLK_R is selected by the CLKSEL pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

Variable Data Rate Mode

Variable data rate timing is selected by connecting DCLK $_{\rm R}$ to the bit clock for the receive PCM highway rather than to V $_{\rm BB}$. It employs master clocks CLK $_{\rm X}$ and CLK $_{\rm R}$, bit clocks DCLK $_{\rm R}$ and DCLK $_{\rm X}$, and frame synchronization clocks FS $_{\rm R}$ and FS $_{\rm X}$.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 29C13, from 64 KHz to 2.048 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode, DCLK $_R$ and DCLK $_X$ become the data clocks for the receive and transmit PCM highways. While FS $_X$ is high, PCM data from D $_X$ is transmitted onto the highway on the next eight consecutive positive transitions of DCLK $_X$. Similarly, while FS $_R$ is high, each PCM bit from the highway is received by D $_R$ on the next eight consecutive negative transitions of DCLK $_R$.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 μs frame as long as DCLK_X is pulsed and FS_X is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

Signaling works crexotus ent of eub euley muit

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode (DCLKR = V_{BB}). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on SIG_X for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the SIG_R lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)



Asynchronous Operation

The 29C14 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry, the design of the Intel 29C13/C14 combochip includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. CLK_X and DCLK_X are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

Analog Loopback

A distinctive feature of the 29C14 is its analog loop-back capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the analog output (PWRO+) is internally connected to the analog input (VF $_{\rm X}$ I+), GS $_{\rm R}$ is internally connected to PWRO-, and VF $_{\rm X}$ I is internally connected to GS $_{\rm X}$.

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel (D_R) with those generated on the transmit channel (D_X). Due to the difference in transmission levels between the transmit and re-

ceive sides, a 0 dBm0 code sent into D_R will emerge from D_X as a +3 dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the transmission parameters, providing the user a significant margin for error in other board components.

Conversion Laws

The 29C13 and 29C14 are designed to operate in both μ -law and A-law systems. The user can select either conversion law according to the voltage present on the SIGx/ASEL pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for μ -law and A-law conversion. If A-law operation is desired, SIGx should be tied to VBB. Thus, signaling is not allowed during A-law operation. If $\mu=255$ -law operation is selected, then SIGx is a TTL level input which modifies the LSB of the PCM output in signaling frames.




Figure 5. Simplified Block Diagram of 29C14 Combochip in the Analog Loopback Configuration



TRANSMIT OPERATION

Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. This operational amplifier has a common mode range of ± 2.17 volts, a DC offset of 25 mV, and a typical voltage gain of 10,000. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS $_{\rm X}$) must be greater than 10 kilohms in parallel with less than 50 pF. A DC path must be provided at VF $_{\rm X}$ I +. The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.714. The 29C13 and 29C14 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 8.




Figure 6. Transmit Filter Gain Adjustment

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

Encoding look reteem ent aborn grimb reithe m

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

RECEIVE OPERATION

Decoding

The PCM word at the D_R lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

Receive Filter

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.714. The filter contains the required compensation for the (sin x)/x response of such decoders. The receive filter characteristics and specifications are shown in Figure 9.

Symbol	ned (Parameter m) 1 - A 11	Value	Units	Test Conditions
0TLP1 _X	Zero Transmission Level Point	+2.76	dBm	Referenced to 600Ω
	Transmit Channel (0 dBm0) μ-law	+1.00	dBm	Referenced to 900Ω
0TLP2 _X	Zero Transmission Level Point	+2.79	dBm	Referenced to 600Ω
	Transmit Channel (0 dBm0) A-law	+1.03	dBm	Referenced to 900Ω
0TLP1 _R	Zero Transmission Level Point	+5.76	dBm	Referenced to 600Ω
	Receive Channel (0 dBm0) μ-law	+4.00	dBm	Referenced to 900Ω
OTLP2R	Zero Transmission Level Point	+5.79	dBm	Referenced to 600Ω
	Receive Channel (0 dBm0) A-law	+4.03	dBm	Referenced to 900Ω

Table 4. Zero Transmission Level Points

Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

The receive channel transmission level may be adjusted between specified limits by manipulation of the GS_R input. GS_R is internally connected to an analog gain setting network. When GS_R is strapped to $\mathsf{PWRO}-$, the receive level is unattenuated; when it is tied to $\mathsf{PWRO}+$, the level is attenuated by 12 dB. The output transmission level interpolates between 0 and -12 dB as GS_R is interpolated (with a potentiometer) between $\mathsf{PWRO}+$ and $\mathsf{PWRO}-$. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at D_R is the eightcode sequence specified in CCITT recommendation G.711.

OUTPUT GAIN SET: DESIGN CONSIDERATIONS

(Refer to Figure 7.)

PWRO+ and PWRO- are low impedance complementary outputs. The voltages at the nodes are:

 $V_O = (V_O +) - (V_O -)$ (total differential response)

R₁ and R₂ are a gain setting resistor network with the center tap connected to the GS_R input.

A value greater than 10K ohms for $R_1 + R_2$ and less than 100K ohms for R_1 in parallel with R_2 is recommended because:

- (a) The parallel combination of R₁ + R₂ and R_L sets the total loading.
- (b) The total capacitance at the GS_R input and the parallel combination of R₁ and R₂ define a time constant which has to be minimized to avoid inaccuracies.




Figure 7. Gain Setting Configuration



A is the gain of the power amplifiers,

where A =
$$\frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is R_1/R_2 as a function of A.

$$R_1/R_2 = \frac{4A - 1}{1 - A}$$

(Allowable values for A are those which make $\ensuremath{R_1/R_2}$ positive.)

Examples are:

If A = 1 (maximum output), then

 $R_1/R_2 = \infty$ or $V(GS_R) = V_O -$; i.e., GS_R is tied to PWRO -

If $A = \frac{1}{2}$, then

R₁/R₂ = 2

If $A = \frac{1}{4}$, (minimum output) then

 $R_1/R_2 = 0$ or $V(GS_R) = V_O+$; i.e., GS_R is tied to PWRO+

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias 10°C to +8	80°C
Storage Temperature65°C to +15	50°C
V _{CC} and GRDD with Respect to V _{BB} −0.3V to	15V
All Input and Output Voltages with Respect to V _{BB} 0.3V to	
All Input and Output Voltages with Respect to V _{CC} 15V to +	0.3V
Power Dissipation1.	

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS

($T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GRDA = 0V, GRDD = 0V, unless otherwise specified.) Typical values are for $T_A = 25$ °C and nominal power supply values.

DIGITAL INTERFACE

Symbol	Parameter lettering ent	Min	Тур	Max	Unit	Test Conditions
IIL	Low Level Input Current		*	10	μΑ	GRDD ≤ V _{IN} ≤ V _{IL} (Note 1)
HI s eni	High Level Input Current	100	en ort	10	μΑ	$V_{IH} \le V_{IN} \le V_{CC}$
VIL CONTRACT	Input Low Voltage, except CLKSEL	-0.3	eight-	0.8	V	(Note 2)
VIH	Input High Voltage, except CLKSEL	2.0	dation	nemmos	V	ode sequence specified in CC
V _{OL} Output Low Voltage				0.4	٧	$I_{OL} = 3.2 \text{ mA}$ at D_X , \overline{TS}_X and SIG_R
VOH	Output High Voltage	2.4			٧	I _{OH} = 80 μA at D _X , SIG _R
V _{ILO}	Input Low Voltage, CLKSEL(2)	V _{BB}	. 0	V _{BB} + 0.5	٧	
VIIO	Input Intermediate Voltage, CLKSEL	GRDD -0.5	0	0.5	٧	
V _{IHO}	Input High Voltage, CLKSEL	V _{CC} -0.5	0	Vcc	٧	
Cox	Digital Output Capacitance(3)	- 100	5		pF	
CIN	Digital Input Capacitance		5	10	pF	



POWER DISSIPATION

All measurements made at fDCLK = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Icci	V _{CC} Operating Current		6.6		mA	syels are (sin x)/x corrected.
I _{BBI}	V _{BB} Operating Current		-6.2		mA	
Icco	V _{CC} Power Down Current		0.5		mA	PDN ≤ V _{IL}
I _{BBO}	V _{BB} Power Down Current	1 Q	-0.2	1	mA	PDN ≤ V _{IL}
Iccs	V _{CC} Standby Current	1 300.	0.5		mA	FS _X , FS _R \leq V _{IL} ; after 600 μ s
I _{BBS} ,Ve	V _{BB} Standby Current		-0.2		mA	FS _X , FS _R \leq V _{IL} ; after 600 μ s
PDI	Operating Power Dissipation(4)		64		mW	
PDO	Power Down Dissipation(4)	- 80.	3.5	- 9%	mW	PDN ≤ V _{IL}
PST	Standby Power Dissipation(4)	1	3.5		mW	FS _X , FS _R ≤ V _{IL}

1. VIN is the voltage on any digital pin.

2. SIG_X and DCLK_R are TTL level inputs between GRDD and V_{CC}; they are also pinstraps for mode selection when tied to V_{BB}. Under these conditions V_{ILO} is the input low voltage requirement.

3. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to

a common PCM highway without buffering, assuming a board capacitance of 60 pF.

4. With nominal power supply values.

ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
I _{BX1}	Input Leakage Current, VF _X I+, VF _X I-			100	nA	$-2.17V \le V_{IN} \le 2.17V$
R _{IXI}	Input Resistance, VF _X I+, VF _X I-	10			МΩ	
Vosxi	Input Offset Voltage, VF _X I+, VF _X I-			25	mV	OI IBVBJ BONDIBIBI
CMRR	Common Mode Rejection, VF _X I+, VF _X I-	55	(147)	1931	dB	$-2.17 \le V_{IN} \le 2.17V$
Avol	DC Open Loop Voltage Gain, GS _X	5000	10112	acking	Gain 1	GT1y Iransmit
fc omab	Open Loop Unity Gain Bandwidth, GS _X		0.4		MHz	
C _{LXI}	Load Capacitance, GS _X		Error	50	pF	GT2x - Transmit
R _{LXI}	Minimum Load Resistance, GS _X	10		wsl-A	ΚΩ	Binusoid

ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE

Symbol	Parameter 9.1 ±	Min	Тур	Max	Unit	Test Conditions
RORA	Output Resistance, PWRO+, PWRO-		1		Ω	
Vosra	Single-Ended Output DC Offset, PWRO + PWRO -		75	±150	mV	Relative to GRDA
CLRA	Load Capacitance, PWRO+, PWRO-		1	100	pF	



A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.⁽¹⁾ Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.⁽²⁾ All output levels are (sin x)/x corrected.

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions	
EmW	Encoder Milliwatt Response Tolerance	-0.18	±0.04	+0.18	dBm0	Signal input of 1.064 Vrms μ-law Signal input of 1.068 Vrms A-law	
	mA FS _X ,FS _B ≤ V _{IU} after	0.2		(8)	roifenie	$T_A = 25^{\circ}\text{C}, V_{BB} = -5\text{V},$ $V_{CC} = +5\text{V}$	
EmW _{TS}	EmW Variation with Temperature and Supplies	-0.07	±0.02	+0.07	dB	±5% supplies, 0 to 70°C Relative to nominal conditions	
DmW Digital Milliwatt Response Tolerance		-0.18	-0.18 ±0.04	+0.18	dBm0	Measure relative to 0TLP _R . $T_A = 25^{\circ}C$; $V_{BB} = -5V$, $V_{CC} = +5V$. $R_L = \infty$	
DmW _{TS}	DmW Variation with Temperature and Supplies		±0.02	BURNING P. TENDER	dB	±5% supplies, 0 to 70°C	

NOTES

1. 0 dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms for μlaw. See Table 4.

2. Unity gain input amplifier: GS_X is connected to VF_XI- , Signal input VF_XI+ ; Maximum gain output amplifier; GS_R is connected to PWRO-, output to PWRO+.

GAIN TRACKING

Reference Level = -10 dBm0

Symbol	Parameter	Min	Max	Unit	Test Conditions
GT1 _X	Transmit Gain Tracking Erro Sinusoidal Input; μ-law	1000	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT2 _X	Transmit Gain Tracking Erro Sinusoidal Input; A-law	01	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT1 _R	Receive Gain Tracking Error Sinusoidal Input; μ-law	ER AMPLIF	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+,
GT2 _R	Receive Gain Tracking Error Sinusoidal Input; A-law		±0.25 ±0.5 ±1.2	dB dB dB	R _L = 300Ω + 3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
					Measured at PWRO +, $R_L = 300\Omega$



NOISE(All receive channel measurements are single ended)

Symbol	Parameter 100 x	Min	Тур	Max	Unit	Test Conditions
N _{XC1}	Transmit Noise, C-Message Weighted		, 8	15	dBrnc0	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{XC2}	Transmit Noise, C-Message Weighted with Eighth Bit Signaling		6	18	dBrnc0	$VF_XI+ = GRDA, VF_XI- = GS_X;$ 6th frame signaling
N _{XP}	Transmit Noise, Psophometrically Weighted		3	-75	dBm0p	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{RC1}	Receive Noise, C-Message Weighted: Quiet Code			11	dBrnc0	D _R = 111111111
N _{RC2}	Receive Noise, C-Message Weighted: Sign bit toggle		6	12	dBrnc0	Input to D _R is Quiet code with sign bit toggle at 1 KHz rate
N _{RP}	Receive Noise, Psophometrically Weighted: Quiet Code		3	79	dBm0p	D _R = 10101010
NSF	Single Frequency Noise End to End Measurement			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle channel; 200 mV P-P signal on V _{CC} ; 0 to 50 KHz, measure at D _X
PSRR ₂	V _{BB} Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle channel; 200 mV P-P signal on V _{BB} ; 0 to 50 KHz, measure at D _X
CT _{TR}	Crosstalk, Transmit to Receive			-71	dB	VF _X I+ = 0 dBm0, 1.02 KHz, D _R = Quiet code
CT _{RT}	Crosstalk, Receive to Transmit			-71	dB	$D_R = 0 \text{ dBm0}, 1.02 \text{ KHz},$ $VF_XI + = GRDA$

DISTORTION

Symbol	Parameter	MAU XS	Min	Тур	Max	Unit	Test Conditions
SD1 _X	Transmit Signal to Distortion Sinusoidal Input; CCITT G.714-Method 2	on, μ-Law	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _X	Transmit Signal to Distortion Sinusoidal Input; CCITT G.714-Method 2	on, A-Law	36 30 25		ng i	dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD1 _R	Receive Signal to Distortion Sinusoidal Input; CCITT G.714-Method 2	n, μ-Law	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _R	Receive Signal to Distortion Sinusoidal Input; CCITT G.714-Method 2	on, A-Law	36 30 25		T V	dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DPX	Transmit Single Frequency Products	y Distortion			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP _R	Receive Single Frequency Products	Distortion	15	-	-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD ₁	Intermodulation Distortion, End to End Measurement	86	85		-35	dB	CCITT G.712 (7.1)
IMD ₂	Intermodulation Distortion End to End Measurement	71 dB	-		-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Sign End to End Measurement	als,			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement				-40	dBm0	CCITT G.712 (9)
D _{AX}	Transmit Absolute Group I	Delay		220		μs	Fixed Data Rate, $CLK_X = 2.048$ MHz; 0 dBm0, 1.4 KHz signal at $VF_XI +$ Measure at D_X .
D _{DX}	Transmit Differential Group Relative to D _{AX}	p Delay		170 95 45 75		μs μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz
D _{AR}	Receive Absolute Group D	Delay		140		μs	Fixed Data Rate, CLK _R = 2.048 MHz; 0dBm0, 0.3 KHz Measure at PWRO + .
D _{DR}	Receive Differential Group Relative to D _{AR}	Delay		35 35 110 135		μs μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz



TRANSMIT CHANNEL TRANSFER CHARACTERISTICS (1997) AND REPEARANT JOHNAHO SVEIDER

Input amplifier is set for unity gain, noninverting; maximum gain output.

Symbol	Paran	neter		Min	Тур	Max	Unit	Test Conditions
G _{RX}	Gain Relative to	Gain Relative to Gain at 1.02 KHz						0 dBm0 Signal input at VF _X I+
	16.67 Hz	86	4.0158		B.0-	-30	dB	200 82
	50 Hz	80	881.0+		31,0-	-25	dB	800 to 3000 Hz
	60 Hz	Elb.	€0.0 +		8.0-	-23	dB	5H 0088
	200 Hz	86	-1.0-	-1.8	7.9-	-0.125	dB	\$400 F/z
	300 to 3000 Hz	Sb	M-	-0.125		+0.125	dB	4000 Hz
	3300 Hz	80	-80-	-0.35		+0.03	dB	avodA bns xH 0084
	3400 Hz			-0.7		-0.10	dB	
	4000 Hz					-14	dB	1- 8b0.1e)
	4600 Hz and Abo	ve	100	PS: 04 Bi-70	106	-32	dB	




Figure 8. Transmit Voice Frequency Characteristics



RECEIVE CHANNEL TRANSFER CHARACTERISTICS: 9310 ARAHO 9338 MART 1344 ARA 134

Symbol	Paramete	er		isoMin	Тур	Max	Unit	Test Conditions
GRR	Gain Relative to Gair	n at 1.	.02 KHz	ast	critts		vata	0 dBm0 Signal input at DR
at VFvI+.	Below 200 Hz					+0.125	dB	One Geld Relatives to 1
	200 Hz	Bb	08-	-0.5		+0.125	dB	the same
	300 to 3000 Hz	Bb	-25	-0.125		+0.125	dB	50 Hz
	3300 Hz	Sb	-23	-0.35		+0.03	dB	VH OB
A LANGE	3400 Hz	Sb	-0.125	-0.7	3.1-	-0.1	dB	rH 000
	4000 Hz	8b	-0.125	la	010-	-14	dB	\$50,000 ot 000 lex
	4600 Hz and Above	8h	80 D+		en-	-30	dB	vH once




Figure 9. Receive Voice Frequency Characteristics



A.C. CHARACTERISTICS—TIMING PARAMETERS

CLOCK SECTION

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tcy	Clock Period, CLK _X , CLK _R	488			ns	f _{CLKX} = f _{CLKR} = 2.048 MHz
tCLK	Clock Pulse Width, CLKX, CLKR	220			ns	
tDCLK	Data Clock Pulse Width	220	-	4 /	ns	64 KHz ≤ f _{DCLK} ≤ 2.048 MHz
topo	Clock Duty Cycle, CLK _X , CLK _R	45	50	55	%	
t _r , t _f	Clock Rise and Fall Time	5		30	ns	V Man

TRANSMIT SECTION, FIXED DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
t _{DZX}	Data Enabled on TS Entry	0	1	145	ns	0 < C _{LOAD} < 100 pF	
t _{DDX}	Data Delay from CLKX	0	soul my her-	145	ns	0 < C _{LOAD} < 100 pF	
tHZX	Data Float on TS Exit	60		215	ns	C _{LOAD} = 0	
tson	Timeslot X to Enable	0		145	ns	0 < C _{LOAD} < 100 pF	
tsoff	Timeslot X is Disable	60		215	ns	0 < C _{LOAD}	
t _{FSD}	Frame Sync Delay	100	3843.190	tCLK	ns	1016	
tss	Signal Setup Time	0			ns		
tsH	Signal Hold Time	0			ns	:370	

RECEIVE SECTION, FIXED DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tDSR	Receive Data Setup	10			ns	
tDHR	Receive Data Hold	60	1/3	1	ns	
t _{FSD}	Frame Sync Delay	100	1 12-14	tCLK	ns	
tsign	SIG _R Update	0		2	μs	Name State Company of the


NOTE

1. Timing parameters t_{DZX}, t_{HZX}, and t_{SOFF} are referenced to a high impedance state.



WAVEFORMS







TRANSMIT SECTION, VARIABLE DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tTSDX	Timeslot Delay from DCLK _X (2)	140		t _{DX} -140	ns	DINBIT TIBINAH
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
t _{DDX}	Data Delay from DCLK _X	0		100	ns	0 < C _{LOAD} < 100 pF
tDON	Timeslot to D _X Active	0	-	50	ns	0 < C _{LOAD} < 100 pF
tDOFF	Timeslot to D _X Inactive	0	7,1	80	ns	0 < C _{LOAD} < 100 pF
t _{DX}	Data Clock Period	488		15620	ns	do do
tDFSX	Data Delay from FS _X	0	7/1	140	ns	FT GUIS

RECEIVE SECTION. VARIABLE DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
TSDR	Timeslot Delay from DCLK _R (3)	140	und fascores	t _{DR} -140	ns	NOTE: All tioring parameters t
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
tDSR	Data Setup Time	10			ns	CHAISSET THEFT
tDHR	Data Hold Time	60			ns	
t _{DR}	Data Clock Period	488		15620	ns	
tser	Timeslot End Receive Time	0			ns	- 824

64 KB OPERATION, VARIABLE DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{FSLX}	Transmit Frame Sync Minimum Downtime	488	Y	4	ns	FS _X is TTL high for remainder of frame
tFSLR	Receive Frame Sync Minimum Downtime	488	TEN	WE'N	ns	FS _R is TTL high for remainder of
t _{DCLK}	Data Clock Pulse Width			10	μs	NOTE:

NOTES:


1. Timing parameters t_{DON} and t_{DOFF} are referenced to a high impedance state.

2. t_{FSLX} minimum requirements overrides t_{TSDX} maximum spec for 64 KHz operation. 3. t_{FSLR} minimum requirements overrides t_{TSDR} maximum spec for 64 KHz operation.




VARIABLE DATA RATE TIMING

TRANSMIT TIMING




RECEIVE TIMING



All timing parameters referenced to VIH and VIL except toon and toff which reference a high impedance state.

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. Testing: Inputs Are Driven at 2,4V for a Logic "1" and 0.45V for a Logic "0". Timing Measurements Are Made at 2.0V for a Logic "1" and 0.8V for a Logic "0".



2916/2917 HMOS COMBINED SINGLE CHIP PCM CODEC AND FILTER

- 2916 µ-Law, 2.048 MHz Master Clock
- 2917 A-Law, 2.048 MHz Master Clock
- New 16-Pin Package for Higher Linecard Density
- AT&T D3/D4 and CCITT Compatible
- Variable Timing Mode for Flexible Digital Interface: Supports Data Rates from 64 KB to 2.048 MB
- Fully Differential Internal Architecture Enhances Noise Immunity

- Fixed Timing Mode for Standard 32-Channel Systems: 2.048 MHz Master Clock
- Low Power HMOS-E Technology — 5 mW Typical Power Down — 140 mW Typical Operating
- On Chip Auto Zero, Sample and Hold, and Precision Voltage References
- Compatible with Direct Mode Intel 2910A, 2911A, and 2912A Designs

The Intel 2916 and 2917 are limited feature versions of Intel's 2913 and 2914 combination codec/filter chips. They are fully integrated PCM codecs with transmit/receive filters fabricated in a highly reliable and proven N-channel HMOS silicon gate technology (HMOS-E). These devices provide the functions that were formerly provided by two complex chips (2910A or 2911A and 2912A). Besides the higher level of integration, the performance of the 2916 and 2917 is superior to that of the separate devices.

The primary applications for the 2916 and 2917 are in telephone systems:

- Switching—Digital PBX's and Central Office Switching Systems
- Subscriber Instruments—Digital Handsets and Office Workstations

Other possible applications can be found where the wide dynamic range (78 dB) and minimum conversion time (125 µs) are required for analog to digital interface functions:

High Speed Modems

Secure Communications

- Voice Store and Forward
- Digital Echo Cancellation




Figure 1. Pin Configuration






Figure 2. Block Diagram

Table 1. Pin Names

Name	Description	Name	Description	
V _{BB}	Power (-5V)	GSX	Transmit Gain Control	
PWRO+, PWRO-	Power Amplifier Outputs	VF _X I-	Analog Input	
PDN	Power Down Select	GRDA	Analog Ground	
DCLKR	Receive Variable Data Clock	TSX	Timeslot Strobe/Buffer Enable	
D _R	Receive PCM Input	DCLKX	Transmit Variable Data Clock	
FSR	Receive Frame	D _X	Transmit PCM Output	
	Synchronization Clock	FSX	Transmit Frame	
GRDD	Digital Ground	0085	Synchronization Clock	
Vcc	Power (+5V)	CLK	Master Clock	



ed live of bits of the last metals a Table 2. Pin Description MOTTSIRORED JAMOTTOMUS

Symbol	XXX to notigurating as tells au DE Function, operations and abluming TES has a record							
V _{BB}	Most negative supply, input voltage is -5 volts $\pm 5\%$.							
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.							
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.							
PDN looks in	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.							
DCLK _R	Selects the fixed or variable data rate mode. When DCLK $_{\rm R}$ is connected to V $_{\rm BB}$, the fixed data rate mode is selected. When DCLK $_{\rm R}$ is not connected to V $_{\rm BB}$, the device operates in the variable data rate mode. In this mode DCLK $_{\rm R}$ becomes the receive data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.							
D _R co lesses sectively ed?	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK in the fixed data rate mode and DCLK _R in variable data rate mode.							
FS _R no VO	KHz frame synchronization clock input/timeslot enable, receive channel. In variable data rate ode this signal must remain high for the entire length of the timeslot. The receive channel sters the standby state whenever FS _R is TTL low for 300 milliseconds.							
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.							
CLK q to yie	Master and data clock for the fixed data rate mode; master clock only in variable data rate mode.							
FS _X	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently but in an analogous manner to FS _R . The transmit channel enters the standby state whenever FS _X is TTL low for 300 milliseconds.							
n is design ld low.	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock; CLK in fixed data rate mode and DCLK _X in variable data rate mode.							
TS _X /DCLK _X	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.							
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.							
VF _X I -	Inverting analog input to uncommitted transmit operational amplifier.							
GS _X	Output terminal of on-chip transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.							
Vcc	Most positive supply; input voltage is +5 volts ±5%.							



FUNCTIONAL DESCRIPTION

The 2916 and 2917 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

GENERAL OPERATION

System Reliability Features

The combochip can be powered up by pulsing FS $_X$ and/or FS $_B$ while a TTL high voltage is applied to PDN, provided that all clocks and supplies are connected. The 2916 and 2917 have internal resets on power up (or when VB $_B$ or VCC are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D_X and \overline{TS}_X are held in a high impedance state for approximately four frames (500 μs) after power up or application of V_{BB} or V_{CC} . After this delay, D_X and \overline{TS}_X will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time.

To enhance system reliability, \overline{TS}_X and D_X will be placed in a high impedance state approximately 30 μs after an interruption of CLK.

Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 2916/2917 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the PDN pin. In this mode, power consumption is reduced to an average of 5 mW. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the PDN pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS_X and/or FS_R. With both channels in the standby state, power consumption is reduced to an average of 12 mW. If transmit only operation is desired, FS_X should be applied to the device while FS_R is held low. Similarly, if receive only operation is desired, FS_R should be applied while FS_X is held low.

Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLK $_{\rm R}$ to V $_{\rm BB}$. It employs master clock CLK, frame synchronization clocks FS $_{\rm X}$ and FS $_{\rm R}$, and output TS $_{\rm X}$.

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	PDN = TTL Low	5 mW	\overline{TS}_X and D_X are placed in a high impedance state within 10 μs .
Standby Mode	FS _X and FS _R are TTL Low	12 mW	\overline{TS}_X and D_X are placed in a high impedance state within 300 milliseconds.
Only Transmit is on Standby	FS _X is TTL Low	70 mW	$\overline{\text{TS}}_X$ and D_X are placed in a high impedance state within 300 milliseconds.
Only Receive is on Standby	FS _R is TTL Low	110 mW	

CLK serves as the master clock to operate the codec and filter sections and as the bit clock to clock the data in and out from the PCM highway. FS $_X$ and FS $_R$ are 8 KHz inputs which set the sampling frequency. $\overline{\text{TS}}_X$ is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D_X on the first eight positive transitions of CLK following the rising edge of FS_X. Similarly, on the receive side, data is received on the first eight falling edges of CLK. The frequency of CLK must be 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode

Variable Data Rate Mode

Variable data rate timing is selected by connecting DCLK $_{\rm R}$ to the bit clock for the receive PCM highway rather than to V $_{\rm BB}$. It employs master clock CLK, bit clocks DCLK $_{\rm R}$ and DCLK $_{\rm X}$, and frame synchronization clocks FS $_{\rm B}$ and FS $_{\rm X}$.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, from 64 KHz to 2.048 MHz. The master clock is still restricted to 2.048 MHz.

In this mode, DCLK $_{\rm R}$ and DCLK $_{\rm X}$ become the data clocks for the receive and transmit PCM highways. While FS $_{\rm X}$ is high, PCM data from D $_{\rm X}$ is transmitted onto the highway on the next eight consecutive positive transitions of DCLK $_{\rm X}$. Similarly, while FS $_{\rm R}$ is high, each PCM bit from the highway is received by D $_{\rm R}$ on the next eight consecutive negative transitions of DCLK $_{\rm R}$.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 μ s frame as long as DCLK $_X$ is pulsed and FS $_X$ is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode.

Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. The technique uses a difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature and bias stable reference voltage. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the transmission parameters, providing the user a significant margin for error in other board components.

TRANSMIT OPERATION

Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a commoon mode range of ± 2.17 volts, a maximum DC offset of 25 mV, a minimum open loop voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS $_{\rm X}$) must be greater than 10 kilohms in parallel with less than 50 pF. The input signal on lead VF $_{\rm X}$ I — can be either AC or DC coupled. The input op amp can only be used in the inverting mode as shown in Figure 3.

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.




Figure 3. Transmit Filter Gain Adjustment



The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.714. The 2916 and 2917 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 4.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

Encoding eastley gool nego muminim a ,Vm 32

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input wayeform.

RECEIVE OPERATION

Decoding off the folidw study SHM 8 ors AS-

The PCM word at the D_R lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

Receive Filter at hewells at notished to voneup

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.714. The filter contains the required compensation for the (sin x)/x response of such decoders. The receive filter characteristics and specifications will be within the limits shown in Figure 5.

Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at D_R is the eightcode sequence specified in CCITT recommendation G.711.

Table 4. Zero Transmission Level Points

Symbol	Parameter	Value	Units of	Test Conditions
OTLP1X	Zero Transmission Level Point	+ 2.76	dBm	Referenced to 600Ω
	Transmit Channel (0dBm0) μ-law	+ 1.00	dBm	Referenced to 900Ω
0TLP2 _X	Zero Transmission Level Point	+2.79	dBm	Referenced to 600Ω
	Transmit Channel (0dBm0) A-law	+1.03	dBm	Referenced to 900Ω
0TLP1 _R	Zero Transmission Level Point Receive Channel (0dBm0) μ-law	+5.76	dBm	Referenced to 600Ω Referenced to 900Ω
0TLP2R	Zero Transmission Level Point	+5.79	dBm	Referenced to 600Ω
	Receive Channel (0dBm0) A-law	+4.03	dBm	Referenced to 900Ω



Temperature Under Bias	10°C to +80°C
Storage Temperature	65°C to +150°C
V _{CC} and GRDD with Respecto V _{BB}	0.3V to +15V
All Input and Output Voltag with Respect to V _{BB}	es0.3V to +15V
Power Dissipation	1.35W

ABSOLUTE MAXIMUM RATINGS *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

> NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS

 $(T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, $V_{BB} = -5V \pm 5$ %, GRDA = 0V, GRDD = 0V, unless otherwise specified)

Typical values are for T_A = 25°C and nominal power supply values.

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
I _{IL}	Low Level Input Current		-0	10	μΑ	GRDD $\leq V_{IN} \leq V_{IL}$ (Note 1)
I _{IH}	High Level Input Current			10	μΑ	$V_{IH} \le V_{IN} \le V_{CC}$
VIL	Input Low Voltage	13 K eV 1	iniaa	0.8	V	OTTO A CTABLE OF A
VIH to the	Input High Voltage	2.0	1.0mBb	O s si ti	V	Inless otherwise noise, the en
VOL	Output Low Voltage	nerated	eg maer	0.4	Nai Nai	$I_{OL} = 3.2 \text{ mA at D}_X, \overline{TS}_X$
Voн	Output High Voltage	2.4	Ner supp	og lønim	V	I _{OH} = 9.6 mA at D _X
C _{OX}	Digital Output Capacitance(2)	iwnertic	82.5	V0 = (pF) = AORD;於8± V8- = 88
CIN	Digital Input Capacitance		5	10	pF	PERSONAL PROPERTY OF THE PARTY

POWER DISSIPATION

All measurements made at fDCLK = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
l _{CC1}	V _{CC} Operating Current(4)		14	19	mA	Tool Conditions
I _{BB1}	V _{BB} Operating Current	10.0+	-18	-24	mA	EmWrs EmW Variation with
Icco	V _{CC} Power Down Current		0.5	1.0	mA	PDN ≤ V _{IL} ; after 10 μs
I _{BB0}	V _{BB} Power Down Current	31.01	-0.5	-1.0	mA	PDN ≤ V _{IL} ; after 10 μs
Iccs	V _{CC} Standby Current		1.2	2.4	mA	FS_X , $FS_R \le V_{IL}$; after 300 ms
I _{BBS}	V _{BB} Standby Current		-1.2	-2.4	mA	FS_X , $FS_R \le V_{IL}$; after 300 ms
P _{D1}	Operating Power Dissipation(3)		140	200	mW	
P _{D0}	Power Down Dissipation(3)	50.0+	805)±	1010-	mW	PDN ≤ V _{IL} ; after 10 µs
PST	Standby Power Dissipation(3)		12	25	mW	FS _X , FS _R ≤ V _{IL}

1. VIN is the voltage on any digital pin.

2. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.

3. With nominal power supply values.

4. V_{CC} applied last or simultaneously with V_{BB}.



ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE

Symbol	the saute a Parameter to ett of ega	Min	Тур	Max	Unit	Test Conditions
I _{BX1}	Input Leakage Current, VF _X I-	ord	81 + 01	100	nA	$-2.17V \le V_{1N} \le 2.17V$
RIXI	Input Resistance, VF _X I -	10		0.71	MΩ	gas A may OCRO bris COV
Vosxi	Input Offset Voltage, VF _X I -		100	25	mV	stloV turduO hos tugol ild
Avol	DC Open Loop Voltage Gain, GS _X	5000	千017	8.0		Bay of toegas/if rtflw
fc	Open Loop Unity Gain Bandwidth, GS _X	Wei	11.		MHz	ower Dissipation
C _{LXI}	Load Capacitance, GS _X			50	pF	
R _{LXI}	Minimum Load Resistance, GS _X	10			ΚΩ	

ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STATE

Symbol	Parameter Parameter	Min	Тур	Max	Unit	Test Conditions
RORA	Output Resistance, PWRO+, PWRO-		1		Ω	n a merchanias en manas
Vosra	Single-Ended Output DC Offset, PWRO+, PWRO-	ntia -	75	teler	mV	Relative to GRDA
CLRA	Load Capacitance, PWRO+, PWRO-			100	pF	JIL CELOW LO

A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave. (1) Input amplifier is set for unity gain, inverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended. All output levels are (sin x)/x corrected. Typical values are for $T_A = 25^{\circ}\text{C}$ and nominal power supply values. ($T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$; $T_A = 10^{\circ}\text{C}$; $T_A = 10$

GAIN AND DYNAMIC RANGE

Symbol	Parameter		Min	Тур	Max	Units	Test Conditions
EmW	Encoder Milliwatt Res (Transmit Gain Tolera		-0.18	±0.04	+0.18	dBm0	Signal Input of 1.064 Vrms μ-law Signal Input of 1.068 Vrms A-law
	Test Conditio	Mail	2015/04	qyT	nillà		$T_A = 25^{\circ}C, V_{BB} = -5V,$
		Am	19	1.1		10	V _{CC} = +5V
EmW _{TS}	EmW Variation with Temperature and Sup	oplies	-0.07	±0.02	+0.07	dB	±5% Supplies, 0 to 70°C Relative to Nominal Conditions
DmW	Digital Milliwatt Respo		-0.18	±0.04	+0.18	dBm0	Measure Relative to 0TLP _R . Signal Input per CCITT Recommendation
	FON FSR ≤ Visi after	Are	2.4	Sit			G.711. Output Signal of 1000 Hz.
	FS., FSR ≤ VIL; after		P-2-4	9.1-			$R_L = \infty$ $T_A = 25^{\circ}C; V_{BB} = -5V,$
			200	140		(S)notis	$V_{CC} = +5V.$
DmW _{TS}	DmW Variation with	Wint	-0.07	±0.02	+0.07	dB	±5% Supplies, 0 to 70°C
	Temperature and Sup	pplies	25	12		(E)moi	Per Standby Power Disease

NOTE:

^{1. 0} dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms (for μ law).




GAIN TRACKING

Reference Level = -10 dBm0

				COLUMN TO STATE OF				
Symbol	Parameter	- 8b	2	916	2	917	Unit	Test Conditions
Dex	h Ob — ot Om Ph OF —		Min	Max	Min	Max	71.0	tai Inhinauai?
GT1 _{XOme}	Transmit Gain Tracking Sinusoidal Input; μ-law	Error		±0.25 ±0.5 ±1.2		2 (2916)	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT2 _X	Transmit Gain Tracking Sinusoidal Input; A-law			30	W Es.	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT1 _R Om8	Receive Gain Tracking Sinusoidal Input; μ-law	Error		±0.25 ±0.5 ±1.2	ws. borited	orson, µ-t T Q:714-h	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+
0mB				36		J-A noine	al to Dist	$R_L = 300\Omega$
GT2 _R	Receive Gain Tracking Sinusoidal Input; A-law	Error		30 25	bortist	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
3.8)	AT&T Advisory #64.	0m8b	-46		rtion	ency Dista		Measured at PWRO + $R_L = 300\Omega$

NOISE (All receive channel measurements are single ended)

Symbol	Parameter 30 86	2916			2917			Unit	Test Conditions
Cymbol		Min	Тур	Max	Min	Тур	Max	OH WINGS	GORRA COLONIALIONS
N _{XC1}	Transmit Noise, C-Message Weighted	49		15			0,0	dBrncO	Unity Gain
N _{XP}	Transmit Noise, Psophometrically Weighted	25					-75	dBm0p	Unity Gain
N _{RC1}	Receive Noise, C-Message Weighted: Quiet Code			11				dBrncO	D _R = 11111111
N _{RC2}	Receive Noise, C-Message Weighted: Sign Bit Toggle	UP		12			j	dBrncO	Input to D _R is Zero Code with Sign Bit Toggle at 1 KHz
= 2,048	us Fixed Data Rate: CLKy		15	9				te Delay	Rate
NRP	Receive Noise, Psophometrically Weighted						-79	dBm0p	D _R = Lowest Positive Decode Level
NSF	Single Frequency Noise End to End Measurement		-	-50			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR ₁	V _{CC} Power Supply Rejection, Transmit Channel		-30	8		-30	ostono	dB	Idle Channel; 200 mV P-P Signal on Supply; 0 to 50 KHz, Measure at D _X
PSRR ₂	V _{BB} Power Supply Rejection, Transmit Channel		-30	T I		-30		Bb e Delay	Idle Channel; 200 mV P-P Signal on Supply; 0 to 50 KHz, Measure at D _X
PSRR ₃	V _{CC} Power Supply Rejection, Receive Channel		-25			-25		dB	Idle Channel; 200 mV P-P Signal on Supply; Measure
	дв f = 500 Hz to 1000 Hz дв f = 600 Hz to 1000 Hz		5 5	4 0		yeleC	egols	tial Enve	Narrow Band at PWRO+, 0 to 50 KHz
PSRR ₄	V _{BB} Power Supply Rejection, Receive Channel		-25	3		-25		dB	Idle Channel; 200 mV P-P Signal on Supply; Measure Narrow Band at PWRO+, 0 to 50 KHz
CT _{TR}	Crosstalk, Transmit to Receive			-71			-71	dB	Input = 0 dBm0, Unity Gain, 1.02 KHz, D _R = Lowest Positive Decode Level, Measure at PWRO+
CT _{RT}	Crosstalk, Receive to Transmit			-71			-71	dB	$D_R = 0$ dBm0, 1.02 KHz, Measure at D_X



DISTORTION


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
SD1 _X	Transmit Signal to Distortion, μ-La Sinusoidal Input; CCITT G.714-Method 2 (2916)	aw 36 30 25	BT NO.	neg	dB dB dB	0 dBm0 to -30 dBm0 -30 dBm0 to -40 dBm0 -40 dBm0 to -45 dBm0
SD2 _X	Transmit Signal to Distortion, A-La Sinusoidal Input; CCITT G.714-Method 2 (2917)	aw 36 30 25			dB dB dB	0 dBm0 to -30 dBm0 -30 dBm0 to -40 dBm0 -40 dBm0 to -45 dBm0
SD1 _R	Receive Signal to Distortion, μ-La Sinusoidal Input; CCITT G.714-Mo 2 (2916)	Carlo San Carlo Ca	74.4		dB dB dB	0 dBm0 to -30 dBm0 -30 dBm0 to -40 dBm0 -40 dBm0 to -45 dBm0
SD2 _R	Receive Signal to Distortion, A-La Sinusoidal Input; CCITT G.714-Mo 2 (2917)				dB dB dB	0 dBm0 to -30 dBm0 -30 dBm0 to -40 dBm0 -40 dBm0 to -45 dBm0
DPX	Transmit Single Frequency Distor Products (2916)	tion		-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DPR	Receive Single Frequency Distort Products (2916)	tion (belons	single	-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD ₁	Intermodulation Distortion, End to End Measurement	es eT old xe	M q	-35	dB	CCITT G.712 (7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
sos	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious In Band Signals, End to End Measurement	2		-40	dBm0	CCITT G.712 (9)
D _{AX}	Transmit Absolute Delay	50	245		μs yllnoi	Fixed Data Rate. CLK _X = 2.048 MHz; 0 dBm0, 1.02 KHz Input Signal, Unity Gain. Measure at D _X .
D _{DX}	Transmit Differential Envelope De Relative to D _{AX}	elay	170 95 45 105		μs μs μs	f = 500 Hz to 600 Hz f = 600 Hz to 1000 Hz f = 1000 Hz to 2600 Hz f = 2600 Hz to 2800 Hz
D _{AR}	Receive Absolute Delay		190		μs	Fixed Data Rate, CLK = 2.048 MHz; Digital Input is DMW Codes. Measure at PWRO+
D _{DR} CHA	Receive Differential Envelope Del Relative to DAR		45 35 85		μs μs μs	f = 500 Hz to 600 Hz f = 600 Hz to 1000 Hz f = 1000 Hz to 2600 Hz



TRANSMIT CHANNEL TRANSFER CHARACTERISTICS

Input amplifier is set for unity gain, inverting.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
G _{RX}	Gain Relative to Gain at 1.02 KHz	1.0-4	2222			0 dBm0 Signal Input at VF _X I-
14	16.67 Hz	300	1	-30	dB	12008
	50 Hz			-25	dB	
	60 Hz		0.15	-23	dB	950.1-5
	200 Hz	-1.8	4005	-0.125	dB	
,	300 to 3000 Hz	-0.125	77777	+0.125	dB	Se Q
	3300 Hz	-0.35	1	+0.03	dB	
	3400 Hz	-0.7	1	-0.10	dB	
	4000 Hz		1	-14	dB	8001-
	4600 Hz and Above		1	-32	dB	










Figure 4. Transmit Channel



RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
GRR	Gain Relative to Gain at 1.02 KHz	2.1.25 dB +0.1.2 200 Hs 3.00				0 dBm0 Signal Input at DR
. 6	Below 200 Hz			+0.125	dB	EXPANDED 0.68
	200 Hz	-0.5	D= 20	+0.125	dB	
	300 to 3000 Hz	+0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	- 060.(n)
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above		والمراوا	-30	dB	77777777 840








Figure 5. Receive Channel

A.C. CHARACTERISTICS—TIMING PARAMETERS

CLOCK SECTION

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tcy	Clock Period, CLK	488			ns	f _{CLK} = 2.048 MHz
tCLK	Clock Pulse Width, CLK	220	+ 1		ns	
tDCLK /	Data Clock Pulse Width	220	A STATE OF THE PARTY OF THE PAR	James	ns	64 KHz ≤ f _{DCLK} ≤ 2.048 MHz
tcpc	Clock Duty Cycle, CLK	45	50	55	%	
t _r , t _f	Clock Rise and Fall Time	5		30	ns	1

TRANSMIT SECTION, FIXED DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{DZX}	Data Enabled on TS Entry	-0	1003-03	145	ns	0 < C _{LOAD} < 100 pF
t _{DDX}	Data Delay from CLK	0	1113	145	ns	0 < C _{LOAD} < 100 pF
t _{HZX}	Data Float on TS Exit	60		215	ns	C _{LOAD} = 0
tson	Timeslot X to Enable	0		145	ns	0 < C _{LOAD} < 100 pF
tsoff	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
etesponabe	Frame Sync Delay	100	except fozy	tCLK	of nsome	. All timing parameters refer

RECEIVE SECTION, FIXED DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tDSR	Receive Data Setup	10	. /	1 - A-	ns	1 X X X
tDHR	Receive Data Hold	60		4	ns	net — les
t _{FSD}	Frame Sync Delay	100		tCLK	ns	7 1

NOTE:


1. Timing parameters T_{DZX}, T_{HZX}, and T_{SOFF} are referenced to a high impedance state.



WAVEFORMS



RECEIVE TIMING





TRANSMIT SECTION, VARIABLE DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{TSDX}	Timeslot Delay from DCLK _X (2)	140		t _{DX} -140	ns	TANSMIT TIMING
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
t _{DDX}	Data Delay from DCLK _X	0		100	ns	0 < C _{LOAD} < 100 pF
tDON	Timeslot to D _X Active	0		50	ns	0 < C _{LOAD} < 100 pF
tDOFF	Timeslot to D _X Inactive	0	10	80	ns	0 < C _{LOAD} < 100 pF
t _{DX}	Data Clock Period	488		15620	ns	
t _{DFSX}	Data Delay from FS _X	0		140	ns	

RECEIVE SECTION, VARIABLE DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
TSDR	Timeslot Delay from DCLK _R (3)	140	3 X 1	t _{DR} -140	ns	J
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
tDSR	Data Setup Time	10		I to the	ns	
tDHR	Data Hold Time	60			ns	DARNIT BYESO
t _{DR}	Data Clock Period	488		15620	ns	
tser	Timeslot End Receive Time	60			ns	La

64 KB OPERATION, VARIABLE DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tFSLX	Transmit Frame Sync Minimum Downtime	488	7	-	ns	FS _X is TTL High for Remainder of Frame
tFSLR	Receive Frame Sync Minimum Downtime	1952			ns	FS _R is TTL High for Remainder of Frame
†DCLK	Data Clock Pulse Width	MINN SET	TIST	10	μs	Females and Familianiania

NOTES:


Timing parameters t_{DON} and t_{DOFF} are referenced to a high impedance state.
 t_{FSLX} minimum requirements overrides t_{TSDX} maximum spec for 64 KHz operation.
 t_{FSLR} minimum requirements overrides t_{TSDR} maximum spec for 64 KHz operation.

VARIABLE DATA RATE TIMING





RECEIVE TIMING




NOTE

1. All timing parameters referenced to VIH and VIL except tDON and tOFF which reference a high impedance state.

A.C. TESTING INPUT, OUTPUT WAVEFORM

INPUT/OUTPUT



test y minimum requirements overrides tropy maximum specifor 64 KHz operation.


A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

16 PIN CHMOS SINGLE CHIP PCM CODEC AND FILTER

- 29C16 μ-Law, 2.048 MHz Master Clock
- 29C17 A-Law, 2.048 MHz Master Clock
- Low-Power Pin Compatible Version of Intel's 2916 and 2917
- AT&T D3/D4 and CCITT Compatible
- 16-Pin Package for Higher Linecard **Densities**
- Ideal for Digital Handset Applications
- 3 Low-Power Modes
 - 3.5 mW Typical Power Down
 - 3.5 mW Typical Standby
 - 64 mW Typical Operating
- TTL and CMOS Compatible
- **Two Timing Modes**
 - 64 KHz to 2 MHz Variable
 - -2 MHz Direct

Intel's 29C16 and 29C17 are CHMOS versions of Intel's NMOS 2916 and 2917 family members. CHMOS is a technology built on HMOS-II, thus realizing the high performance and density obtained in that process while achieving the low power consumption typical of CMOS circuits.

The 29C16 and 29C17 are limited feature versions of the 29C13 and 29C14. The inherent low-power and small package size make these devices ideal for digital handset and cellular telephones where small size and low power are especially desirable.








Figure 2. Block Diagram

Table 1. Pin Names

V _{BB}	Power (-5V)	GSX	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	VF _X I-	Analog Input
PDN	Power Down Select	GRDA	Analog Ground
DCLKR	Receive Variable Data Clock	TS _X	Timeslot Strobe/Buffer Enable
D _R	Receive PCM Input	DCLKX	Transmit Variable Data Clock
FS _R	Receive Frame Synchronization Clock	D _X FS _X	Transmit PCM Output Transmit Frame
GRDD	Digital Ground	Tal GOND	Synchronization Clock
Vcc	Power (+5V)	CLK	Master Clock

FUNCTIONAL DESCRIPTION



29C16 AND 29C17

ad Bw yo box xXT yall-dailer meteys en Table 2. Pin Description

Symbol	to rolliquitetin in raths au 08 last Function as ent shivors \$1085 bins \$1085 e
V _{BB}	Most negative supply; input voltage is $-5V \pm 5\%$.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO + .
required to NOT or a modes. As shown	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.
DCLKR agnetic	Selects the fixed or variable data rate mode. When DCLK _R is connected to V _{BB} , the fixed data rate mode is selected. When DCLK _R is not connected to V _{BB} , the device operates in the variable data rate mode. In this mode DCLK _R becomes the receive data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
nown in Table ACT at is high and inacti at any signat, the PC	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK in the fixed data rate mode and DCLK _R in variable data rate mode.
FS _R notigo na nasu er	8 KHz frame synchronization clock input/timeslot enable, receive channel. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS $_{\rm R}$ is TTL low for 600 μs .
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
reduced to (XLO) all only operation is d	Master and data clock for the fixed data rate mode; master clock only in variable data rate mode.
the device was a done only operation while FS _X is held for	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently but in an analogous manner to FS $_{\rm R}$. The transmit channel enters the standby state whenever FS $_{\rm X}$ is TTL low for 600 μ s.
D _X	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock; CLK in fixed data rate mode and DCLK _X in variable data rate mode.
TS _X /DCLK _X	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
VF _X I-	Inverting analog input to uncommitted transmit operational amplifier.
GS _X sig era _X C ba	Output terminal of on-chip transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.
V _{CC}	Most positive supply; input voltage is +5V ±5%.
nd Dx are placed in impedance state 600 us.	Standby Mode PS _X and PS _B are TTL low 3.5 mW 1.5 x at a high



FUNCTIONAL DESCRIPTION

The 29C16 and 29C17 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

GENERAL OPERATION

System Reliability Features

The combochip can be powered up by pulsing FS $_{\rm X}$ and/or FS $_{\rm R}$ while a TTL high voltage is applied to $\overline{\rm PDN}$, provided that all clocks and supplies are connected. The 29C16 and 29C17 have internal resets on power up (or when V $_{\rm BB}$ or V $_{\rm CC}$ are re-applied) in order to ensure validity of the digial outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D_X and \overline{TS}_X are held in a high impedance state for approximately four frames (500 μs) after power up or application of V_{BB} or $V_{CC}.$ After this delay, D_X and \overline{TS}_X will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time.

To enhance system reliability, TS_X and D_X will be placed in a high impedance state approximately 30 us after an interruption of CLK.

Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 29C16/C17 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the PDN pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the PDN pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS_X and/or FS_R . With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired, FS_X should be applied to the device while FS_R is held low. Similarly, if receive only operation is desired, FS_R should be applied while FS_X is held low.

Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLK_R to V_{BB} . It employs master clock CLK, frame synchronization clocks FS_X and FS_R, and output \overline{TS}_{X} .

Table 3. Power Down Methods

Device Status	Power Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	PDN = TTL low and filmensy nearly limensy.	3.5 mW elli	\overline{TS}_X and D_X are placed in a high impedance state within 10 μ s.
Standby Mode	FS _X and FS _R are TTL low	3.5 mW	\overline{TS}_X and D_X are placed in a high impedance state within 600 μ s.
Only transmit is on standby	FS _X is TTL low	35 mW	\overline{TS}_X and D_X are placed in a high impedance state within 600 μ s.
Only receive is on standby	FS _R is TTL low	35 mW	



CLK serves as the master clock to operate the codec and filter sections and as the bit clock to clock to data in and out from the PCM highway. FS $_{\rm X}$ and FS $_{\rm R}$ are 8 KHz inputs which set the sampling frequency. $\overline{\rm TS}_{\rm X}$ is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D_X on the first eight positive transitions of CLK following the rising edge of FS_X . Similarly, on the receive side, data is received on the first eight falling edges of CLK. The frequency of CLK must be 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

Variable Data Rate Mode

Variable data rate timing is selected by connecting DCLK $_{\rm R}$ to the bit clock for the receive PCM highway rather than to V $_{\rm BB}$. It employs master clock CLK, bit clocks DCLK $_{\rm R}$ and DCLK $_{\rm X}$, and frame synchronization clocks FS $_{\rm R}$ and FS $_{\rm X}$.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, from 64 KHz to 2.048 MHz. The master clock is still restricted to 2.048 MHz.

In this mode, DCLK $_{\rm R}$ and DCLK $_{\rm X}$ become the data clocks for the receive and transmit PCM highways. While FS $_{\rm X}$ is high, PCM data from D $_{\rm X}$ is transmitted onto the highway on the next eight consecutive positive transitions of DCLK $_{\rm X}$. Similarly, while FS $_{\rm R}$ is high, each PCM bit from the highway is received by D $_{\rm R}$ on the next eight consecutive negative transitions of DCLK $_{\rm R}$.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 μ s frame as long as DCLK_X is pulsed and FS_X is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode.

Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. These references determine the gain and dynamic range characteristics of the device. Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting opamps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the transmission parameters, providing the user a significant margin for error in other board components.

TRANSMIT OPERATION

Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a common mode range of ± 2.17 V, a maximum DC offset of 25 mV, and typical open loop voltage gain of 10,000. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS $_{\rm X}$) must be greater than 10 K $_{\rm \Omega}$ in parallel with less than 50 pF. A DC path must be provided at VF $_{\rm X}$ I $^+$. The input op amp can only be used in the inverting mode as shown in Figure 3.

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.714. The 29C16 and 29C17 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 4.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

dec and filter sections and as the






Figure 3. Transmit Filter Gain Adjustment

Encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

RECEIVE OPERATION

Decoding off tea foldw stugnt sHX 8 ene p27

The PCM word at the D_R lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

Receive Filter in bewolfs at nottanego to vonsup

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.714. The filter contains the required compensation for the (sin x)/x response of such decoders. The receive filter characteristics and specifications will be within the limits shown in Figure 5.

Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300Ω single ended or 600Ω differentially.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at $D_{\rm R}$ is the eightcode sequence specified in CCITT recommendation G.711.

Table 4. Zero Transmission Level Points

Symbol	Parameter enem felili	ort Typoettin	Units	Test Conditions
0TLP1 _X	Zero Transmission Level Point	+ 2.76	dBm	Referenced to 600Ω
	Transmit Channel (0dBm0) μ-law	+ 1.00	dBm	Referenced to 900Ω
0TLP2 _X	Zero Transmission Level Point	+2.79	dBm	Referenced to 600Ω
	Transmit Channel (0dBm0) A-law	+1.03	dBm	Referenced to 900Ω
0TLP1 _R	Zero Transmission Level Point Receive Channel (0dBm0) µ-law	+5.76	dBm dBm	Referenced to 600Ω Referenced to 900Ω
0TLP2R	Zero Transmission Level Point	+5.79	dBm	Referenced to 600Ω
	Receive Channel (0dBm0) µ-law	+4.03	dBm	Referenced to 900Ω



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
V _{CC} and GRDD with Respect to V _{BB}	0.3V to +15V
All Input and Output Voltages with Respect to V _{BB}	0.3V to +15V
All Input and Output Voltages with Respect to V _{CC}	– 15V to + 0.3V
Power Dissipation	1.35W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, $V_{BB} = -5V \pm 5$ %, GRDA = 0V, GRDD = 0V, unless otherwise specified

Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values $C_{AB} = 25^{\circ}C$ and $C_{AB} = 25^{\circ}C$

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
1 _{IL}	Low Level Input Current			10	μΑ	$GRDD \le V_{IN} \le V_{IL}(1)$
I _{IH}	High Level Input Current			10	μΑ	$V_{IH} \le V_{IN} \le V_{CC}$
VIL	Input Low Voltage	-0.3	1551W	0.8	V	A.C. CHARACTERIS
VIH	Input High Voltage	2.0	United to	put is a l	V	Uniess otherwise noted, the
VOL	Output Low Voltage	IIA bebr	e elgnis	0.4	m V tug	$I_{OL} = 3.2 \text{ mA at D}_X, \overline{TS}_X$
Vон	Output High Voltage	2.4	Addins.	OWOO IS	Va V	$I_{OH} = 80 \mu\text{A} \text{ at D}_{X}$
Cox	Digital Output Capacitance(2)		5		pF	specified.
CIN	Digital Input Capacitance		5	10	pF	

POWER DISSIPATION

All measurements made at f_{DCLK} = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _{CC1}	V _{CC} Operating Current(4)		6.6		mA	
I _{BB1}	V _{BB} Operating Current		-6.2		mA	
Icco	V _{CC} Power Down Current	150,02	0.5	Dris ev	mA ,	PDN ≤ V _{IL}
I _{BB0}	V _{BB} Power Down Current	100	-0.2		mA	PDN ≤ V _{IL}
Iccs	V _{CC} Standby Current	1000	0.5		mA	FS _X , FS _R \leq V _{IL} ; after 600 μ s
I _{BBS} .Va	V _{BB} Standby Current		-0.2		mA	FS _X , FS _R \leq V _{IL} ; after 600 μ s
P _{D1}	Operating Power Dissipation(3)		64		mW	
PDO O'OT	Power Down Dissipation(3)	120.03	3.5	bns en	mW	PDN ≤ V _{IL}
PST	Standby Power Dissipation(3)		3.5		mW	FS _X , FS _R ≤ V _{IL} ; after 300 ms

NOTE:

1. VIN is the voltage on any digital pin.

2. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.

3. With nominal power supply values.

4. V_{CC} applied last or simultaneously with V_{BB}.



ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE 2004 AS MUNICIPAL STAGE ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE 2004 AS MUNICIPAL STAGE ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE 2004 AS MUNICIPAL STAGE ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE 2004 AS MUNICIPAL STAGE ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE 2004 AS MUNICIPAL STAGE 2004 AS MUNICIPAL STAGE ANALOG INPUT STAGE 2004 AS MUNICIPAL STAGE 2004 AS MUNICIPA

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _{BX1}	Input Leakage Current, VF _X I -	0.0	it + of	100	nA	$-2.17V \le V_{IN} \le 2.17V$
RIXI	Input Resistance, VF _X I -	10			MΩ	OGAD bas poly
Vosxi	Input Offset Voltage, VF _X I -	VOI	1º 101 V	25	mV	With Hespect to vigs .
Avol	DC Open Loop Voltage Gain, GS _X	5000	+ of V	5.0		with Respect to Vag
fo matter	Open Loop Unity Gain Bandwidth, GSX		0.4		MHz	All Input and Output Volt
CLXI	Load Capacitance, GS _X	V C. I	1 101 1	50	pF	- Spy Or respect titler
R _{LXI}	Minimum Load Resistance, GS _X	10			ΚΩ	manageard parcy

ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
RORA	Output Resistance, PWRO+, PWRO-	WOOLIEF	imon b	RB*C an	Ω	yercell values are t
Vosra	Single-Ended Output DC Offset, PWRO+, PWRO-		75		mV	Relative to GRDA
CLRA	Load Capacitance, PWRO+, PWRO-	72750		100	pF	Symbol

A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave. (1) Input amplifer is set for unity gain, inverting. The digital input is PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended. All output levels are $(\sin x)/x$ corrected. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply values.

 $T_A = 0$ °C to +70°C; $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; GRDA = 0; GRDD = 0; unless otherwise specified.

GAIN AND DYNAMIC RANGE

Symbol	Parame	eter	Min	Тур	Max	Units	Test Conditions
EmW	Encoder Milliwatt Re- Tolerance	sponse and well	-0.18		+0.18	dBm0	Signal input of 1.064 Vrms μ-law Signal input of 1.068 Vrms A-law
		Am	8.8			(A) mer	$T_A = 25$ °C, $V_{BB} = -5V$, $V_{CC} = +5V$
EmW _{TS}	EmW Variation with 1 Supplies	remperature and	d -0.07	±0.02	+0.07	dB	±5% supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Resp Tolerance	onse	-0.18	±0.04	+0.18		Measure relative to $0TLP_R$. $R_1 = \infty$
esq 000 s	FSX, FSR ≤ VILL efter	Am	-0.2			in	$T_A = 25^{\circ}C; V_{BB} = -5V,$
		Wm	64		(6) mo	Isginel	V _{CC} = +5V.
DmW _{TS}	DmW Variation with 3 Supplies	Temperature and	d -0.07	±0.02	+0.07		±5% supplies, 0 to 70°C

NOTE

^{1. 0} dBm0 is defined as the zero reference point of the channel for μ law under test (0TLP). This corresponds to an analog signal input of 1.064 Vrms or an output of 1.503 Vrms. See Table 4.

Symbol	Parameter	2	916	\$ 2	917	Units	Test Conditions	
Cymbo.	raidiffeter xall q	Min	Max	Min	Max	Onits	rest conditions	
GT1 _X	Transmit Gain Tracking Error Sinusoidal Input; μ-law		±0.25 ±0.5 ±1.2		Receive	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	
GT2 _X	Transmit Gain Tracking Error Sinusoidal Input; A-law		17-1		±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	
GT1 _R	Receive Gain Tracking Error Sinusoidal Input; μ-law	科教 6	±0.25 ±0.5 ±1,2	WBJ	er cortion, p. 2 (2916)	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+ R _L = 300Ω	
GT2 _R	Receive Gain Tracking Error Sinusoidal Input; A-law		36 30 25	waJ	±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	
	de -40 to -30 demo		38	W.S.	ortion, µ-l	teiC of la	Measured at PWRO + $R_L = 300\Omega$	

NOISE All receive channel measurements are single ended

Symbol	Parameter		2916	30		2917		Units	Test Conditions
/a	O KAS MASSINA TETA CASSI S	Min	Тур	Max	Min	Тур	Max		Test conditions
N _{XC1}	Transmit Noise, C-Message Weighted			15				dBrncO	Unity Gain
N _{XP}	Transmit Noise, Psophometrically Weighted	0.51					-75	dBm0p	Unity Gain
N _{RC1}	Receive Noise, C-Message Weighted: Quiet Code			11			h	dBrncO	D _R = 11111111
N _{RC2}	Receive Noise, C-Message Weighted: Sign bit toggle	S		12			tr elsng	dBrncO	Input to D _R is quiet code with sign bit toggle at 1 KHz rate
N _{RP}	Receive Noise, Psophometrically Weighted: Quiet Code	4-					-79	dBm0p	D _R = 10101010
N _{SF}	Single Frequency Noise End of End Measurement		220	-50		- Vi	-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive		-35			-30		dB	Idle channel; 200 mV P-P signal on V _{CC} ; 0 to 50 KHz, measure at D _X
PSRR ₂	V _{BB} Power Supply Rejection, Transmit or Receive		-35			-30		dB	Idle channel; 200 mV P-P signal on V _{BB} ; 0 to 50 KHz, measure at D _X



NOISE All receive channel measurements are single ended

Symbol	Parameter		2916 31		916	2917			Units	Test Conditions
	and a ser a a motor	xold	Min	Тур	Max	Min	Тур	Max		Tool Containing
	Crosstalk, Transmit to R	eceive		KILLIA	71 0±		10	71	dB	Input = 0 dBm0, Unity Gain, 1.02 KHz, D _R = Quiet Code
CTRT	Crosstalk, Receive to Tr	ansmit			-71		100	-71	dB	$D_{R} = 0 \text{ dBm0}, 1.02 \text{ KHz}$

DISTORTION

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
SD1 _x 8b + ORWA	Transmit Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2 (2916)	36 30 25	±		dB dB dB	-40 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _x do	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2 (2917)	36 30 25			dB dB dB	-40 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD1 _R	Receive Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2 (2916)	36 30 25			dB dB dB	-40 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _R	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2 (2917)	36 30 25	ingle 2916	s are	dB dB dB	-40 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DPX	Transmit Single Frequency Distortion Products (29C16)	di di	dAs	-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DPR	Receive Single Frequency Distortion Products (29C16)			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD ₁	Intermodulation Distortion, End to End Measurement	11		-35	dB	CCITT G.712 (7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement	12		-49	dBm0	CCITT G.712 (7.2)
sos	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712 (9)
D _{AX}	Transmit Absolute Group Delay	08-	220		μs	Fixed Data Rate. CLK _X = 2.048 MHz; 0 dBm0, 1.4 KHz Input
01	-30 dB (tdle channel; 20 signal on Voci 0		-35		otion,	Signal, Unity Gain. Measure at D _X .



DISTORTION (Continued)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
D _{DX}	Transmit Differential Group Delay		170		μs	f = 500 Hz-600 Hz
	Relative to DAX		95		μs	f = 600 Hz-1000 Hz
	BEE.G- THOUSE SHOO		45		μs	f = 1000 Hz-2600 Hz
	HOOSE / BOOKD- ASSETT		75		μs	f = 2600 Hz-2800 Hz
D _{AR}	Receive Absolute Delay		140		μs	Fixed Data Rate, CLK = 2.048
		1	-1,6188 200 Hz			MHz; 0 dBm0, 0.3 KHz. Measure at PWRO +
D _{DR}	Receive Differential Group Delay	Cista S	35	alasi	μs	f = 500 Hz-600 Hz
	Relative to DAR		35		μs	f = 600 Hz-1000 Hz
			110		μs	f = 1000 Hz-2600 Hz
			135		μs	f = 2600 Hz-2800 Hz

TRANSMIT CHANNEL TRANSFER CHARACTERISTICS

Input amplifier is set for unity gain, inverting.

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
G _{RX}	Gain Relative to Gain at 1.02 KHz			50 H3		0 dBm0 Signal Input at VF _X I -
	16.67 Hz	3			dB	8002- extensi
	50 Hz			-30	dB	
	60 Hz			-25	dB	- 4049
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	89.02-
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	\$H01
0217-12	4600 Hz and Above			-32	dB	

RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
GRR	Gain Relative to Gain at 1.02 KHz					0 dBm0 Signal Input at DR
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	






Figure 4. Transmit Voice Frequency Characteristics

	qyT.		
Sain Relative to Gain at 1,02 KHz			
Below 200 Hz			
3400 Hz			






Figure 4. Receive Voice Frequency Characteristics



A.C. CHARACTERISTICS—TIMING PARAMETERS

CLOCK SECTION

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
tcy	Clock Period, CLK	488	85.0	.0-	ns	f _{CLK} = 2.048 MHz
tCLK	Clock Pulse Width, CLK	220			ns	
tDCLK	Data Clock Pulse Width	220			ns	64 KHz ≤ f _{DCLK} ≤ 2.048 MHz
tcpc	Clock Duty Cycle, CLK	45	50	55	%	
t _r , t _f	Clock Rise and Fall Time	5		30	ns	

TRANSMIT SECTION, FIXED DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{DZX}	Data Enabled on TS Entry	0		145	ns	0 < C _{LOAD} < 100 pF
t _{DDX}	Data Delay from CLK	0		145	ns	0 < C _{LOAD} < 100 pF
t _{HZX}	Data Float on TS Exit	60		215	ns	C _{LOAD} = 0
tson	Timeslot X to Enable	0		145	ns	0 < C _{LOAD} < 100 pF
tsoff ***	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
t _{FSD}	Frame Sync Delay	100		tCLK	ns	

RECEIVE SECTION, FIXED DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
tDSR	Receive Data Setup	10			ns	
t _{DHR}	Receive Data Hold	60			ns	
t _{FSD}	Frame Sync Delay	100		tclk	ns	


^{1.} Timing parameter $t_{\mbox{\scriptsize DZH}}$, $t_{\mbox{\scriptsize HZX}}$, and $t_{\mbox{\scriptsize SOFF}}$ are referenced to a high impedance state.





Fixed Data Rate Timing

TRANSMIT TIMING




NOTE:

TSX

All timing parameters referenced to VIH and VIL except tDZX, tSOFF and tHZX which reference a high impedance state

RECEIVE TIMING



270217-7

All timing parameters referenced to VIH and VIL.

BIT 2

BIT 1



TRANSMIT SECTION, VARIABLE DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{TSDX}	Timeslot Delay from DCLK _X (2)	140		t _{DX} - 140	ns	niT etcH stsO bex
t _{FSD}	Frame Sync Delay	100		t _{CY} - 100	ns	encounties continues and
t _{DDX}	Data Delay from DCLK _X	0		100	ns	0 < C _{LOAD} < 100 pF
tDON	Timeslot to D _X Active	0	-,-	50	ns	0 < C _{LOAD} < 100 pF
t _{DOFF}	Timeslot to D _X Inactive	0	85	80	ns	0 < CLOAD < 100 pF
t _{DX}	Data Clock Period	488		1562	ns	1-090
t _{DFSX}	Data Delay from FS _X	0		140	ns	1

RECEIVE SECTION, VARIABLE DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
TSDR	Timeslot Delay from DCLK _R (3)	140		t _{DR} - 140	ns	
t _{FSD}	Frame Sync Delay	100		t _{CY} - 100	ns	
tosa	Data Setup Time	10	Name of Street		ns	usation a
tDHR	Data Hold Time	60	a Yis	V IN Y	ns	
t _{DR}	Data Clock Period	488	TO ALLEY HARRING A	1562	ns	wast
tser	Timeslot End Receive Time	0			ns	

64 KB OPERATION, VARIABLE DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{FSLX}	Transmit Frame Sync Minimum Downtime	488			ns	FS _X is TTL high for remainder of frame
t _{FSLR}	Receive Frame Sync Minimum Downtime	488			ns	FS _R is TTL high for remainder of frame
tDCLK	Data Clock Pulse Width	75	10	10	μs	TO THE NO

Timing parameters t_{DON} and t_{DOFF} are referenced to a high impedance state.
 t_{FSLX} minimum requirements overrides t_{TSDX} maximum spec for 64 KHz operation.
 t_{FSLR} minimum requirements overrides t_{TSDR} maximum spec for 64 KHz operation.




VARIABLE DATA RATE TIMING


TRANSMIT TIMING



RECEIVE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

APPLICATIONS INFORMATION 2910A/2911A/2912A

CODEC INTERFACE

The 2912A PCM Filter is designed to directly interface to the 2910A and 2911A Codecs as shown below. The transmit path is completed by connecting the VF $_{\rm X}$ O output of the 2912A to the coupling capacitor associated with the VF $_{\rm X}$ input of the 2910A and 2911A codecs. The receive path is completed by directly connecting the codec output VF $_{\rm R}$ to receive input of the 2912A VF $_{\rm R}$ I. The PDN input of the 2912A should be connected to the PDN output of the codec to allow the filter to be put in the power-down standby mode under control of the codec.

CLOCK INTERFACE

To assure proper operation, the CLK input of the 2912A should be connected to the same clock provided to receive bit clock, CLK_R of 2910A or 2911A Codec as shown below. The CLK0 input of the 2912A should be set to the proper voltage depending on the standard clock frequency chosen for the codec and filter.




Figure 1. A Typical 2910A Codec and 2912A Filter Configuration

LAYOUT RECOMMENDATIONS

The most important steps in designing a low noise line card are to insure that the layout of the circuit components and traces results in a minimum of cross coupling between analog and digital signals, and to provide well bypassed and clean power supplies, solid ground planes, and minimal lead lengths between components.

- 1) All power source leads should be bypassed to ground on each printed circuit board (PCB), on which codecs are provided. At least one electrolytic bypass capacitor (at least 50 μF) per board is recommended at the point where all power traces from the codecs and filters join prior to interfacing with the edge connector pins assigned to the power leads.
- 2) When using two-sided PCBs, use both corresponding pins on opposite sides of the board for the same power lead. Strap them together both on the PCB and on the back of the edge connector.
- Lay out the traces on codec- and filter-equipped boards such that analog signal and capacitor leads are separated as widely as possible from the digital clock and data leads.
- 4) Connect the codec sample and hold capacitor with the shortest leads possible. Mount it as close to the codec CAP1X, CAP2X pins as possible. Shield the capacitor traces with analog ground.
- 5) Do not lay out any board traces (especially digital) that pass between or near the leads of the sample and hold capacitor(s) since they are in high impedance circuits which are sensitive to noise coupling.
- Keep analog voice circuit leads paired on their layouts so that no intervening circuit leads are permitted to run parallel to them and/or between them.
- Arrange the layout for each duplicated line, trunk or channel circuit in identical form.
- Line circuits mounted extremely close to adjacent line circuits increase the possibility of interchannel crosstalk.
- Avoid assignment of edge connector pins to any analog signal adjacent to any lead carrying digital (periodic) signals or power.


- tain separate digital and analog grounds on the circuit boards, and to carry these grounds back to the power supply with a low impedance connection. This keeps the grounds separate over the entire system except at the power supply.
- 11) The voltage difference between ground leads GRDA and GRDD (analog and digital ground) should not exceed two volts. One method of preventing any substantial voltage difference between leads GRDA and GRDD is to connect two diodes back to back in opposite directions across these two ground leads on each board.
- 12) Codec-filter pairs should be aligned so that pins 9 through 16 of the filter face pins 1 through 12 of the codec. This minimizes the distance for analog connections between devices and with no crossing analog lines.
- 13) No digital or high voltage level (such as ringing supply) lines should run under or in parallel with these analog VF connections. If the analog lines are on the top (component side) of the PC board, then GRDD, GRDA, or power supply leads should be directly under them, on the bottom to prevent analog/digital coupling.
- 14) Both the codec and filter devices should be shielded from traces on the bottom of the PCB by using ground or power supply leads on the top side directly under the device (like a ground plane).
- 15) Two +5V power supply leads (V_{CC}) should be used on each PCB, one to the filters, the other to the codecs. These leads should be separately decoupled at the PCB where they then join to a single 5V supply at the backplane connector. Decoupling can be accomplished with either a series resistor/parallel capacitor (RC lowpass) or a series RF choke and parallel capacitor of each 5V lead. The capacitor should be at least 10 μF in parallel with a 0.1 μF ceramic. This filters both high and low frequencies and accommodates large current spikes due to switching.
- 16) Both grounds and power supply leads must have low resistance and inductance. This should be accomplished by using a ground plane whenever possible. When narrower traces must be used, a minimum width of 4 millimeters should be maintained. Either multiple or extra large plated through holes should be used when passing the ground connections through the PCB.




- 17) The 2912A PCM filter should have all power supplies bypassed to analog ground (GRDA). The 2910A/2911A Codec +5V power supplies should be bypassed to the digital ground (GRDD). This is appropriate when separate +5V power supply leads are used as suggested in item 15. The -5V and +12V supplies should be bypassed to analog ground (GRDA). Bypass capacitors at each device should be high frequency capacitors of approximately 0.1 to 1.0 μF value. Their lead lengths should be minimized by routing the capacitor leads to the appropriate ground plane under the device (either GRDA or GRDD).
- 18) Relay operation, ring voltage application, interruptions, and loop current surges can produce enormous transients. Leads carrying such signals must be routed well away from both analog and digital circuits on the line card and in backplanes. Lead pairs carrying current surges should be routed closely together to minimize possible inductive coupling. The microcomputer clock lead is particularly vulnerable, and should be buffered. Care should also be used in the backplane layout to prevent pickup surges. Any other latching components (relay buffers, etc.) should also be protected from surges.
- 19) When not used, the AUTO pin should float with minimum PC board track area.

ZERO TRANSMISSION LEVEL POINTS

2910A/2912A 0 dBm0



2911A/2912A 0 dBm0





APPLICATION Note: See data sheet for latest specifications. Values given in this application

Movember 1986

Designing Second-Generation Digital Telephony Systems Using the Intel 2913/14 Codec/Filter Combochip

> ROBERT E. HOLM TELECOM TECHNICAL SUPPORT

JOHN HUGGINS TELECOM DESIGN ENGINEERING Note: See data sheet for latest specifications. Values given in this application note are for reference only, and were considered correct at the time of publication (Feb. 1982).

1.0 INTRODUCTION

This application note describes the features and capabilities of the 2913 and 2914 codec/filter combochips, and relates these capabilities to the design and manufacturing of transmission and switching linecards.

1.1 Background

The first generation of per line codecs (Intel 2910A/11A) and filters (Intel 2912A) economically integrated the analog-digital conversion circuits and PCM formatting circuits into one chip and the filtering and gain setting circuits into another chip. These two chips helped to make possible the rapid conversion to digital switching systems that has taken place in the last few years.

The second generation of Intel LSI PCM telephony components, the 2913/14 Combochip, extends the level of integration of the linecard by combining the codec and filter functions for each line on a single LSI chip. In the process of combining both functions, circuit design improvements have also improved performance, reduced external component count, lowered power dissipation, increased reliability, added new features, and maintained architectural transparency.

The 2913 and 2914 data sheet contains a complete description of both parts, including detailed discussions of

each feature and specifications for timing and performance levels. This application note, in conjunction with the data sheet, describes in more detail how the new and improved features help in the design of second-generation linecards first by comparing the two generations of components to see where the improvements have been made, and then by discussing specific design considerations.

1.2 Comparison of First- and Second-Generation Component Capabilities

The combochip represents a higher level of component integration than the devices it replaces and, because of the economics of LSI (replacing two chips with one), ultimately will cost significantly less at the component level. But comparison of the combochip block diagram with first-generation single-chip codec and filter reveals few major functional differences. Figure 1 compares the first-generation codec and filter chips to the combochip. Both provide rigidly specified PCM capabilities of voice signal bandlimiting and nonlinear companded A/D and D/A conversion. The first on-chip reference voltage was introduced in the 2910/2911 single-chip codecs and is included in the combochip. The provision of uncommitted buffer amplifiers for flexible transmission level adjustment and enhanced analog output drive was a feature of the now standard 2912 switched-capacitor PCM filter is available on the combochip. Like-




Figure 1. LSI Partitioning of Codec/Filter Functions



wise, independent transmit (A/D) and receive (D/A) analog voice channels which permit the two channels to be timed from independent (asynchronous) clock sources is common to the first- and second-generation devices. Finally, the ability to multiplex signalling bits on a bit-stealing basis from the digital side of the device has been duplicated on the combochip.

Data traffic-conscious systems manufacturers now provide dedicated codec, filter, and subscriber interface functions on a per-subscriber basis, which in turn puts intense cost pressures on these functions. The functional duplication of first-generation components addresses the needs of the system manufacturer who wants to cost reduce existing fixed-architecture system designs. Whereas the bulk of the system development costs (and time) are in the switching machine call processing and

diagnostic software, the bulk of the production costs are in the high-volume linecards. The combochip addresses these cost pressures and defers the appetite for new integrated functions to a future generation of PCM components.

Figure 2 contains the block diagram of the 2913/14 combochip which illustrates not only the basic companding and filtering functions but also some of the changes and new features contained in the second-generation devices, such as internal auto zero, separate ADC and DAC for transmit and receive sections, respectively, precision gain setting (RCV section), and input/output registers for both fixed and variable data rates. Table 1 lists many of the features that are important to linecard design and performance. A direct comparison between first-and second-generation products

Table 1. Comparison between 2913/14 Combochip and the 2910A/11A/12A Single-Chip Codecs and Filters

Features			2910A/11A plus 2912A	2913/14		
Power	TUMAN.	Operating	280-310 mW	140 mW		
	KSTROSE	Standby	33 mW	5 mW		
Pins		38-40	20-24			
Board Area Ir	ncluding Inter	connects	Normalized = 1.0	0.33		
Data Rates —Fixed —Variab		—Fixed	1.536, 1.544, 2.048 Mbps	Same		
		—Variable	None	64 Kbps → 2.048 Mbps		
Companding Law —μ-Law		2910 + 2912	Strap Selectable			
		—A-Law	2911 + 2912			
PSRR		1 KHz	10 xoots 030 dB mo0 (s)	>35 dB		
		> 10 KHz	Not Spec'd	> 35 dB		
Gain Setting htmo nie primenent			Trim Using Pot Necessary	Precision Resistors Eliminate Trim Req.		
Operating Modes Direct		ACRO Yes jostaco nie	Yes Yes			
Timeslot Assign			OM Yes tooled my	OG 19W09 No MOS		
On-Chip VREI	Signaling	Transmi	Yes requenced Sidex	OLKSEL seY Master CI		
ICN — Half C	hannel Impro	ovement A-A 10 Au	15 dBrnc0 Transmit	15 dBrnc0 Transmit 11 dBrnc0 Receive		
S/D - Half C	Channel Impre	ovement	See Data Sheet	See Section 2.0		
GT — Half Ch	nannel Impro	vement	See Data Sheet	See Section 2.0		
Power Down	(Standby)	energy T	PDN Pin	Frame Sync Removal or PDN F		
Signalling	nizetion Clor	Synchic	2910-8th Bit	2914-8th Bit		
Auto Zero	Master Clo	mensiT	External	Internal		
S & H Caps 10010 refeath sviece F			External Transmit Internal Receive	+) tewo9 Internal		
Test Modes qirtoodino 3 At			None Steek Disgram of 2913.	Design Tests Manufacturing Test On-Line Operational Tests		
Encoder Implementation			Resistive Ladder	Capacitive Charge Redistribut Ladder		
Filter/Gain Trim			Fuse Blowing ± 0.2 dB	Fuse Blowing ± 0.04 dB		






Figure 2. Block Diagram of 2913/14 Combochip

2.0 DESIGN CONSIDERATIONS

The key point with the 2913/14 is that it will result in a linecard that performs better and costs less than any two-chip codec/filter solution. The lower cost results from many factors, as seen in Table 2. Both direct replacement costs and less tangible design and manufacturing time savings combine to yield lower recurring and nonrecurring costs. As an example, the wider margins to transmission specs and the higher power supply rejection ratios of the 2913/14 will both shorten the design time needed to build and test the linecard prototype and reduce the reject rate on the manufacturing line.

Table 2. 2913/14 Factors which Lower the Cost of Linecard Design and Manufacturing

- Lower LSI Cost (2914 vs. 2910/11 + 2912)
- Fewer External Components
- Less Board Area
- Shorter Design/Prototype Cycle
- Better Yields/Higher Reliability
- Lower Power/Higher Density

Part of the recurring cost of linecard production is the efficiency of the manufacturing line in turning out each board. This is measured in both parts cost and time. Average manufacturing time is strongly effected by the line yield, i.e., the reject rate reliability. A linecard using the 2913/14 has many labor-saving features, which also increases the *reliability* of the manufacturing process. Some of these features are detailed in Table 3.

The combination of fewer parameters to trim (gain, reference voltage, etc.), tolerance to wider power supply variations, and on-chip test modes make the lineard very manufacturable compared to first-generation designs.

Probably the most obvious improvement in linecard design based around the 2913/14 is the reduction in linecard PCB area needed compared to two-chip designs. The combination of the codec and filter into a single package alone reduced the LSI area by one-third. Table 4 shows many of the other ways in which board area is conserved. In general, it reduces to fewer components, more on-chip features, and layout of the chip resulting in an efficient board layout which neatly separates the analog and digital signals both inside the chip and on the board.

Higher Reliability

- —Fewer connections and components
- -More integrated packaging
- -More margin to specs
- —Lower power
- -NMOS proven process
- -Less sensitive to parameter variations

• Fewer Manufacturing Steps

- -No gain trimming
- -On chip VREF
- -Wide power supply tolerance
- —On chip test modes
- -Wide margins to spec

Table 4. Design Factors for 2914 which Reduce Linecard PCB Area

- Integrated Packaging
 - -2914 vs. 2910/11 + 2912
 - = 1/3 board area
 - —2913 takes even less space

• Fewer Interconnects/Components

- —Codec/filter combined
- -On-chip reference voltage
- -On-chip auto zero
- —On-chip capacitors
- -No gain trim components
 - -No voltage regulators

Efficient Layout (Facilitates Auto Insertion)

- —Analog/digital sections separated on chip
- —Digital traces can cross under chip
 - —Two power supplies only
- -Low power/high density



Option	Mode Control Pins	Results of Mode Selection			
Option	willidells 9 menis	2914 (24 Pin)	2913 (20 Pin)		
Companding Law	SIGX/ASEL	A-Law or μ-Law + Signalling	A-Law/μ-Law, no Signalling		
Power Down	More integrate NOT	Transmit & Receive Side Go To Standby Power (5 mW)			
	FS _X & FS _R Removed	Same (12 mW) as 1200 newed and a notific and all colons and and and another an			
	FS _X Removed	Transmit Side Goes to Standby (110 mW)			
	FS _R Removed	Receive Side Goes to Standby (70 mW)			
Data Rate	= V _{CC} /GRDD/V _{BB} DCLK _R = V _{BB}	1.536/1.544/2.048 Mbps in Fixed Data Rate Mode			
	= V _{CC} /GRDD/V _{BB} DCLK _B = Clock	Variable Data Rate Mode from 64 Kbps to 2.048 Mbps, No Signalling			
Test Modes	LOOP = V _{CC}	Implements Analog Loopback	No Loopback Capability		
	PDN = V _{BB}	Provides Access to Transmit Codec Through ASEL and TS Pins			
this which Reduce	$D_R = V_{BB}$	Provides Access to RCV Filter Input at DCLK _R and Transmi Filter Outputs at ASEL and TSX Pins			

Table 5. 2913/14 Operating Mode Options Add Flexibility to Linecard Design

Many of the factors discussed—which result in efficient, cost-effective linecard designs—are discussed in more detail both in the 2913/14 data sheet and in the following sections of this note.

2.1 Operating and Test Mode Selection

A key to designing with the 2913/14 combo is the wide range of options available in configuring, either with strap options or in real time, the different modes of operation. The 2913 combochip (20 pins) is specifically aimed at synchronous switching systems (remote concentrators, PABXs, central offices) where small package size is especially desirable. The 2914 combochip (24 pins) has additional features which are most suitable for applications requiring 8th-bit signalling, asynchronous operation, and remote testing of transmission paths (e.g., channel banks). Once the specific device is selected, there is a wide range of operating modes to use in the card design, as seen in Table 5. This table lists the optional parameters and the pins which control the operating mode. The result of selecting a mode is listed for both the 2913 and 2914.

The purpose of offering these options is to ensure that the 2913/14 combo will accommodate any existing linecard design with architectural transparency. At the same time, features were designed in to facilitate design and manufacturing testing to reduce overall cost of development and production.

2.2 Data Rate Modes

Any rapid conversion scenario presumes that the combochip will fit existing system architectures (retrofit) without significant system timing, control, or software modifications. To this end, two distinct user-selectable timing modes are possible with the combochip. For purposes of discussion, these are designated (a) fixed data rate timing (FDRT) and (b) variable data rate timing (VDRT).

FDRT is identical to the 2910/2911 codec timing in which a single high-speed clock serves both as master clock for the codec/filter internal conversion/filtering functions and as PCM bit clock for the high-speed serial PCM data bus over which the combochip transmits and receives its digitized voice code words. In this mode, PCM bit rates are necessarily confined to one of three distinct frequencies (1.536 MHz, 1.544 MHz, or 2.048 MHz). Many recently designed systems employ this type of timing which is sometimes referred to as burst-mode timing because of the low duty cycle of each timeslot (i.e., channel) on the time division multiplexed PCM bus. It is possible for up to 32 active combochips to share the same serial PCM bus with FDRT.

VDRT (sometimes referred to as shift register timing), by comparison, utilizes one high-speed master clock for the combochip internal conversion/filtering functions and a separate, variable frequency, clock as the PCM bit clock for the serial PCM data bus. Because the serial PCM data rate is independent of internal conversion timing, there is considerable flexibility in the choice of PCM data rate. In this mode the master clock is permitted to be 1.536 MHz, 1.544 MHz, or 2.048 MHz, while the bit clock can be any rate between 64 KHz and 2.048 MHz. In this mode it is possible to have a dedicated serial bus for each combochip or to share a single serial PCM bus among as many as 32 active combochips.



Thus, the two predominant timing configurations of present system architectures are served by the same device, allowing, in many cases, linecard redesign without modification of any common system hardware or software. Additional details relating to the design of systems using either mode are found in section 3.0.

2.3 Margin to Performance Specifications

The combochip benefits from design, manufacturing, and test experience with first-generation PCM products on the part of the system manufacturer, component suppliers, and test equipment suppliers. The sub-millivolt PCM measurement levels and tens of microvolts accuracy requirements on the lowest signal measurements often result in tester correlation problems, yield losses, and excess costs for system and PCM component manufacturers alike. Thus additional performance margin built into the PCM components themselves will

have its effect on line circuit costs even though the system transmission specifications may not reflect the improved performance margin.

Half channel measurements have been made of the transmission parameters—gain tracking (GT), signal to distortion ratio (S/D), and idle channel noise (ICN).

Gain Tracking—Figure 3 shows the gain tracking data for both the transmit and receive sides of the combo using both sine wave testing (CCITT G712.11 Method 2) and white noise testing (CCITT G712.11 Method 1). The data shows a performance very nearly equal to the theoretically best achievable using both test techniques. End to end measurements, although not spec'd, also show a corresponding good performance with errors less than or equal to the sum of the half channel values.

Signal to Distortion Ratio—This is a measure of the system linearity and the accuracy in implementing the companding codes. Figure 4 shows the excellent perfor-




Figure 3. 2914 Half Channel Gain Tracking Performance Measurements for Both Sine and Noise Testing




Figure 4. 2914 Half Channel Signal to Distortion Ratio (S/D) Performance Measurements for Both Sine and Noise Testing

mance of the 2914 for both the transmit (A/D) and receive (D/A) channels using sine wave and noise testing. The margin is greater than 3 dB above the half channel spec which means that a larger error budget is available to the rest of the channel.

Statistical Analysis—A statistical analysis of G.T. and S/D measurements over many devices shows a very tight distribution, as seen in Figure 5. There are several consequences resulting from this highly desirable distribution: (1) the device performance is controllable, resulting in high yields, (2) the device circuit design is tolerant of normal process variations, thereby ensuring predictable production yields and high reliability, and (3) understanding of the circuit design and process fundamentals is clearly demonstrated—largely as a result of previous telephony experience with the Intel NMOS process.

Idle Channel Noise—The third transmission parameter is idle channel noise (ICN). Figure 6 gives half channel ICN measurements which show a substantial margin to specification.

Power Supply Rejection-Circuit innovation in the internal combochip design has resulted in significant improvements in power supply rejection in the 5 to 50 KHz range (Figure 7), and it is this frequency band which usually contains the bulk of the switching regulator noise. These higher frequencies, outside the audio range as they are, are not objectionable or even detectable in the transmit direction except to the extent that they alias into the audio range as a result of internal sampling processes in the transmit filter and A/D converter. Sampling techniques in the combochip minimize this aliasing. In the receive direction, excess high frequency noise which propagates onto the subscriber loop can interfere with signals in adjacent wires and is thus objectionable even without aliasing. The symmetrical true differential analog outputs of the combochip are an improvement from earlier designs which failed to maintain true power supply symmetry through the output amplifiers. Not only does the differential design improve transmission performance, but it also reduces the need for power supply bypass capacitors, thereby saving component cost on the linecard.




Figure 5. Statistical Analysis of Transmission Performance Showing Tight Distribution Over Many Devices

	Weighting	ICN
A/D	C Message	15 dBrnC0
D/A	C Message	11 dBrnC0

Figure 6. 2914 Idle Channel Noise (ICN)

Measurements

Autozero—The autozero circuit is contained completely on-chip. It automatically centers the signal/noise distribution at the encoder input. This ensures minimal ICN due to bit toggling and also maintains maximum sensitivity to the AC signals of interest.

2.4 Power Conservation

Figure 8 illustrates typical power consumption and office equipment dissipation for a resistive line biasing arrangement (with no loop current limiting) and for the per-line PCM components. It can be seen that overall line circuit power consumption and dissipation are strong functions of subscriber loop resistance, and are dominated by line biasing current regardless of loop length. It can also be seen that the combochip achieves significant reductions in PCM component contributions relative to both the 2910A/2912A and 2910/2912. Present residential traffic characteristics are such that the PCM components are active less than 10% of the time, and in its low-power standby state, the combochip power dissipation drops to typically 5 mW as the line current (and dissipation) goes to its background on-hook leakage level of typically a few milliwatts (but for very leaky lines, as much as 50 mW-500 mW).

The concern for linecard power consumption and dissipation is related both to the cost of providing power and to the system density problem involving convection heat removal from the linecards. Consequently, much recent line circuit development activity centers on elimination of the inefficient resistive line current feed both by current limiting in short loops and by more exotic and expensive per-line dc-dc converters. For both present-generation designs and cost-reduction redesigns, the typical combochip dissipation of 140 mW active/5 mW standby will allow system board packing density improvements and power supply cost reductions.

A closer look at the effect of loading (duty cycle) on the average power dissipation of a combochip is given in Table 6. Typical loading percents run as low as 5% for very large switching systems (thousands of lines) up to 100% in nonswitching applications such as channel banks. Clearly, the average power dissipation in a typical switching system is below 35 mW which facilitates board packing density and cost of power considerations.

Table 6. Typical Power Dissipation Per Line Using 2914 Combochip

STEEVANTES ACTESTANTES TOMOGRAPHIC	Duty Cycle	Power Dissipation
Central Office	5%	12 mW
PABX	15%	25 mW
Peak Hour C.O.	50%	73 mW
Channel Bank	100%	140 mW




Figure 7. Wideband 2914 Power Supply Rejection Ratio (PSRR)




Figure 8. Line Circuit Power Consumption and Dissipation Curves



2.5 Elimination of Gain Trim in the Line Circuit

Four resistors—R1-R4 of Figure 9—on the transformer side of the PCM components are used to establish appropriate transmission levels at the PCM components and are, at first glance, equivalent in the two cases. However, a significant reduction in linecard manufacturing costs associated with individual line trim (or mop-up) is possible with the combochip. The need for this trim is dictated by system gain contrast specifications which typically require that the line-to-line gain variation shall not exceed 0.5 dB, which translates to 0.25 dB for each (transmit and receive) channel. Table 7 shows that the major portion of this gain variation

has previously been in the nominal insertion loss of the PCM filter and in the uncertainty of the reference voltage of the codec. With this cumulative 0.15 dB uncertainty in the PCM components themselves, the system manufacturer had no choice but to resort to the cost and manufacturing complexity of the active trim. The combochip, however, can be trimmed during its manufacture to a nominal tolerance of ± 0.04 dB which includes uncertainties in both the filter and codec voltage reference functions. This leaves 0.21 dB uncertainty to variations in the other line circuit elements and to temperature and supply variations.

The variation in combochip gain with supply and temperature has also been improved to allow as low as




Figure 9. Schematics of the Codec/Filter Function and the 2/4 Wire Hybrid Transformers

Device	Manufacturing Uncertainty	ΔT ΔSupplies	Total	Variation* Budget for Other Components	
2910	a sale of the deleter of the a	±0.1	of been see an	er side of the PCM compone	
2912	b become $d = \frac{\pm 0.05}{\pm 0.15}$	±0.05 ±0.15	±0.3 dB	0 dB	
2914	es unid est di±0.04 inistreccio es	±0.08	±0.12 dB	±0.13 dB	

^{*}Assumes 0.5 dB end to end gain contrast specifications.

0.08 dB variation over supplies and temperature so that more than half the system specification could be reserved for transformer, wiring, and resistor uncertainties. This possibility of using fixed precision gain trim components and abandoning the active trim holds the potential for simplification and cost reduction of the line board manufacturing process.

2.6 Power Up/Down Considerations

Power Supply Sequence—There are no requirements for a particular sequence of powering up the combochip. All discussions of power up or power down timing assume that both V_{CC} and V_{BB} are present.

Power Up Delay—Upon application of power supplies, or coming out of the standby power down mode, three circuit time constants must be observed: (1) digital signal timing, (2) autozero timing, and (3) filter settling. An internal timing circuit activates SIF_r , D_x , and TS_x approximately two or three frames after power up. Until this time, SIG_r is held low and the other two signals are in a tri-state mode. During this time, SIG_x will have no effect on the PCM output.

Power Down Modes—These modes are described in detail in Table 3 of the 2913/14 data sheet except for a fail-safe mode in case CLK_x is interrupted. If this should happen, both D_x and TS_x go into the tri-state mode until the clock is restored. This ensures the safety of the PCM highway should the interrupted clock be a local problem.

3.0 OPERATING MODES

There are three basic operating modes that are supported by the 2913/14: fixed data rate timing (FDRT), variable data rate timing (VDRT), and on-line testing.

3.1 Fixed Data Rate Mode

The FDRT mode is described in some detail in both section 2.2 of this note and in the 2913/14 data sheet. In addition, Intel Application Note AP-64 (Data Con-

version, Switching, and Transmission using the Intel 2910A/2911A codec and 2912 PCM filter) also describes the basics of using the fixed data rate mode for first-generation codecs and filters which is essentially the same as for the 2913/14 second-generation combochip.

3.2 Variable Data Rate Mode

The VDRT mode is described in some detail both in section 2.2 and in the 2913/14 data sheet. This section focuses on two design aspects: (1) the advantage of clocking data on the rising edges of the clock for transmit and receive data, respectively, and (2) making the 2913/14 transparent in previously designed systems (a retrofit, cost reduction redesign).

Clock Timing—The 2913/14 is ideally set up to transmit and receive data, using the same clock, with no race conditions or other marginal timing requirements. This is accomplished by transmitting data on the rising edge of the first clock pulse following the data enable pulse FS_X and receiving data on the falling edge of the clock which is directly in the middle of the D_X data pulse. Several manufacturers use leading edge timing for both transmit and receive requiring an inversion of the receive clock.

Figure 10 shows the transmit and receive clock and data timing for an entire time slot of data. A closer look at the timing functions is given in Figure 11 which looks specifically at the first clock cycle after the transmit data enable FS_X.

According to the 2913/14 data sheet, the frame sync/data enable FS_X must precede the clock (DCLK_X) by at least T_{tsdx} or nominally 15 ns for that clock pulse to be recognized as the first clock pulse in the time slot. In actuality, the 2914 will allow FS_X to lag up to 80 ns the DCLK_X rising edge and recognize it as the first clock pulse in a 2.048 MHz system.

Once FS_X has reached V_{IH} of about 2V, the D_X output will remain in the tri-state high-impedance mode for




Figure 10. Variable Data Rate Timing for an Entire Time Slot

 $T_{\rm don}$ or about 34 ns longer. It then comes out of tristate and will represent some data which is invalid until the valid data is available $T_{\rm DDX}$ or about 75 ns (100 ns worst case) after the clock rising edge. This means there is about 90 ns of invalid data after the tri-state mode. At this point there is valid data on the $D_{\rm X}$ highway that lasts for approximately one full clock cycle.

Since the D_X highway is tied directly to the D_r highway in digital loopback, the valid data above is now available to the receive channel with some propagation delay. The receiver is only interested in the data for about a 50 ns (110 ns worst case) window centered about the falling edge of the $DCLK_r$ clock which occurs about half a clock cycle from the FS_r rising edge. The window width is equal to the data set-up time. T_{dsr} , plus the clock fall time, T_f plus the data hold time, T_{dhr} . Information at any other time on the D_r highway falls into the DONT CARE category.

Retrofitting the 2913/14—Several switching/transmission systems have been designed using first-generation codecs which operate at data rates from 64 Kbps to 2.048 MBps. In addition, they may have been designed using the rising clock edges for both transmit and receive data.

Other aspects of these older designs could be relative skewing between the sync pulses (Data Enable) and the clock pulses in such a way that the sync pulse occurs after (Lags) the first clock pulse rising edge. All of these conditions can be easily handled using the variable data rate timing mode of the 2913/14 plus some simple external logic. By the addition of this logic, the 2913/14 becomes transparent to the older design thereby allowing an upgrade in performance while having no impact on backplane wiring or on system control hardware/software. In addition, many of the features of the 2913/14 may be incorporated, such as the test modes, which provide additional capabilities beyond those available in the original design and at a lower cost.

The circuit diagram in Figure 12 shows the maximum amount of additional random logic that could be necessary to make the 2913 or 2914 completely transparent at the linecard level (no impact on backplane wiring or timing). The inverter on DCLKR inverts all the receive clocks for each linecard. This inverter is only needed if (1) the transmit and receive clocks are inverted at the system/backplane level (as opposed to the linecard level) and (2) the previous design used only rising (or falling) edges to clock the transmit/receive data.




Figure 11. Waveform Timing Diagrams for the 2913/14

3.3 On-Line Test Modes

Two modes are available which permit maintenance checking of the linecard up to the SLIC/combochip interface, including the PCM highways and time slot interchanges. Tests include time slot-dependent error checking. The two test modes are called "redundancy testing" and "analog loopback." These test modes are described in detail in Section 4.3.


4.0 MULTIMODE TEST CAPABILITIES

The 2913/14 was designed with every phase of design, manufacturing, and operation taken into consideration. In particular, several test modes have been implemented within the device with essentially no increase in the package size or pin count. These test modes fall into three categories: design/prototype tests, manufacturing tests, and on-line operation tests; see Table 8.

4.1 Design/Prototype Testing

In the design of a linecard prototype or in the qualification of a device, it is often helpful to have direct access to the internal nodes at key points in the LSI system. Some manufacturers even dedicate pins specifically for this function. The Intel 2913/14 approach was to reduce cost by using multifunction pins and smaller packages to achieve this goal. Measurements through these multipurpose pins will typically yield full device capability against performance specifications, however these measurements are not included in the device specifications. This is done for two reasons: first, to save manufacturing cost by eliminating unnecessary tests and specifications, and, second, more cost effective manufacturing test techniques are available, as discussed in section 4.2.





And Civil Figure 12. Circuit Diagram Showing Connections Needed to Retrofit the 2913/14

Table 8. Multimode Testing for Each Level from Design to On-Line Operation

- Design/Prototype Testing
- Direct access to transmit codec inputs
 - Direct access to the receive filter input and the transmit filter differential outputs
 - Manufacturing Tests
 - Standard half channel tests for combined codec/filters
 - Filter response half channel measurements
 - Operation On-Line Tests
- Analog loopback for testing PCM and codec analog highways
 - Redundancy checks with repeatable DX outputs

Table 9 gives the input control pin values and the corresponding functions assigned to the key test pins on the 2914 for the design test modes.

Transmit Coded (Encoder)—The transmit filter can be bypassed by directly accessing the differential input of the transmit encoder with an analog differential drive signal. Table 9 shows the control pin voltages and the input pins for this test. This test mode permits DC testing of the encoder which is otherwise blocked by the AC coupling (low frequency reject filter) of the transmit filter.

Transmit and Receiver Filter—Table 9 shows the control values that permit access to the differential outputs of the transmit filter and the single-ended input to the receive filter. The voltage difference between the transmit filter outputs represents the filtered output that will be encoded. By driving VF_XI (single ended or differentially), the transmit filter response is obtained as a differential output. The final stage is the 60 Hz reject filter which is a switched capacitor filter sampled at an 8 KHz rate. When measured digitally (after the encoder), the filter characteristic is obtained directly: however, when measured in analog, a sin $(\omega T/2)/\omega T/2$ correction factor must be included.



Input		Pin Function (24-Pin)			Test
PDN DR		Pin 9 DCLK _R	Pin 17 TS _X /DCLK _X	Pin 18 SIG _X /ASEL	Function
O-Vcc	O-V _{CC}	DCLKR	TS _X /DCLK _X	SIG _X /ASEL	Normal Operation
V _{BB}	O-Vcc	SE PART SERVE	+VFX	-VFX	Encoder
O-V _{CC}	V _{BB}	VFRI	+VFX0	-VFX0	RCV, XMIT Filter

NOTES:

The terms used above are defined as: ±VFX = Encoder Input ±VFX0 = XMIT Filter Output VFRI = RCV Filter Input

The input to the receive filter first passes through a sample and hold. This is necessary to simulate the $\sin (\omega T/2)/\omega T/2$ characteristic that results from the decoder D/A output. The net result is a filter characteristic that can be compared directly to the specifications.

Start-up Procedure for Test Modes—To place the 2913/14 in the test mode it is first necessary to operate the device for a few ms in normal operation. Then V_{BB} can be applied to the control pins to select the desired test access.

4.2 Production Testing

While it may be convenient for the designer to have access to both the filter and the codec inputs and outputs during the design or evaluation phase the final product will always use the filter and codec circuits together with all signals passing through both on the way to or from the PCM highways. It therefore makes sense to perform all manufacturing measurements with the device configured in its normal operating mode, i.e., all measurements should be complete filter/codec half channel measurements. This approach not only tests the combo as it will actually be used, but also saves time and money by eliminating separate measurements and correlation exercises to determine the full half channel performance.

Since the transmission specifications of S/D, gain tracking, and ICN all require measurements which are "in-band" or "filter independent," the codec functions can be easily tested using conventional half channel measurement equipment. The apparent difficulty arises in trying to fully measure the filter characteristics beyond the half sampling frequency of 4 KHz. In fact, this is not really a problem with today's computer-based testing plus an understanding of the sampled data process which is discussed under "Filter Testing".

ENCODER/DECODER TESTING

Transmission specifications are AC-coupled in-band measurements when using either CCITT G.712.11 methods 1 & 2 (white noise testing and sinusoidal testing, respectively) or AT&T Pub 43801 (Sinusoidal Testing). The noise testing uses a narrowband of flat noise from 300 to 500 Hz to drive the filter/codec (either in analog or the equivalent digital sequence for the transmit/receive channels, respectively). The resulting harmonic products are used to determine S/D. Likewise, gain tracking is also determined from this signal input. Sinusoidal testing uses a tone at 1.020 KHz for S/D measurements and gain tracking measurements. Idle channel noise measurements require the combined filter/codec since it has long been shown that separate measurements of filters and codecs are difficult to relate to the combined measurement (usually there is no specific relationship because of the non-linear properties of the encoder/decoder operations). Typically the frequency response of ICN measurements is primarily determined by the weighting filter (either C message or psophometric, which are both AC-coupled, bandpass type filters).

The conclusion is that combined filter/codec testing in no way limits the measurement of half channel transmission parameters of S/D, G.T., or ICN.

FILTER TESTING

Testing the filter response, of the transmit and receive channels presents two separate test situations which, in some ways, are mirror images of one another. With the transmit side, signals may be introduced at any frequency to test the filter response. At the output of the filter, the resulting signals are sampled at 8 KHz and digitized resulting in a sequence of PCM words representing the samples of filtered input signal. On the receive side, a digital PCM sequence of samples representing the driving signal is converted to an analog signal by the decoder and can be measured at the filter output in analog form.

Sampling Process—In both cases of testing the filter, the signal eventually is in a sampled form. Since the sampling rate is fixed at 8 KHz, all signals must be represented below 4 KHz (half the sampling frequency). This means that the PCM bit stream can only represent signals at frequencies below 4 KHz. If a signal above 4 KHz is sampled, those samples appear exactly as if the signal was at a frequency mirror imaged about 4 KHz. Two examples include signals at 5 KHz and 7 KHz which will result in samples that look like signals of 5-8 KHz = 3 KHz and 7-8 KHz = 1 KHz, respectively.

Conversely, the sampling process produces replicas (aliasing) of the sampled signal around multiples of the sampling frequency. Therefore, if two signals are introduced digitally representing 1 KHz and 2 KHz, there will also be frequency components located at 8 KHz = ± 1 KHz and 8 KHz = ± 2 KHz, and so on for all multiples of 8 KHz. Thus it is possible to generate frequencies at arbitrary values after sampling by controlling the frequency of each signal within the 4 KHz input band regardless of whether it is in analog or PCM.

When an analog signal is sampled, the frequency components generated are all of the same amplitude as the corresponding input spectral components. Therefore, on the transmit side, measurements made from the PCM data will have a throughput gain of unity except where components are superimposed (e.g., a 4 KHz input signal will have an alias component at 4 KHz which may double the amplitude at 4 KHz when the two components are combined).

When an analog signal is reconstructed from digital samples, it goes through a sample and hold stage which has the effect of imposing a weighting function on the resulting spectral components that is represented by

Sinc
$$\left[\frac{\omega T}{2}\right] = \frac{\sin\left(\frac{\omega T}{2}\right)}{\frac{\omega T}{2}}$$

where ω is the actual spectral component frequency going into the filter, and T is the width of the hold pulse at the decoder output. For the 2913/14, the analog output is held the full sample period of 125 μ s (1/8000 Hz) so that a frequency component at f_t will have a weighting of

$$W = \left(\frac{8000}{\pi f_t}\right) \sin \left[\frac{\pi f_t}{8000}\right]$$

Transmit Filter Test Approach—Two approaches can be used for half channel testing of the transmit filter characteristic: (1) input analog test frequencies and perform an FFT on the corresponding PCM samples that

are generated to determine spectral frequencies and amplitudes at the codec output, or (2) use an "ideal" D/A converter on the PCM samples to convert the digital data back to analog so that the spectral amplitudes and frequencies can be determied using analog circuits such as spectrum analyzers or filter banks. In either case, the effects of sampling will be the same. Figure 13 shows two spectral diagrams of amplitude versus frequency. The top diagram represents the locations of nine test frequencies corresponding to the seven specified frequencies in the 2913/14 data sheet plus a component at 7 KHz and one at 10 KHz. The bottom figure shows the "equivalent" spectral component locations when carried in the PCM bit stream. As an example, frequency #8 is located at 7 KHz. The corresponding PCM frequency is seen in the lower figure at 1 KHz. Note also that the analog component at 9 KHz (see #8*) would also generate the 1 KHz component in the PCM data. To too the effect of the effect of the

To test the filter, the desired test frequencies are introduced in analog to the filter input in such a way that there is no confusion as to where the resulting component will be after sampling (i.e., don't simultaneously put in 1 KHz and 7 KHz since both of these inputs result in a 1 KHz component in the PCM data). Then, using either technique (FFT or analog) mentioned above, measure the amplitude of the corresponding




Figure 13. Spectral Properties of the Filter Test Frequencies in Analog and PCM



sampled component. The difference between that amplitude and the input amplitude represents the filter attenuation at the frequency of the input signal. So, if the signal was at 7 KHz, the FFT will determine the amplitude of the corresponding 1 KHz signal. The amplitude change relative to the input will represent the filter attenuation at 7 KHz.

Receive Filter Test Approach—In this case, the PCM test signals can be generated directly from digital circuits or by going through an "ideal" A/D (companded) to generate the PCM samples. Since these samples represent frequencies below the half sampling rate, Figure 12(b) now represents the input signals and 12(a) the output, but with one significant difference-a $Sinc[\pi f_I/8000]$ weighting function is imposed on all the frequency components because of the decoder sample and hold output. At the filter output, the spectral component amplitudes will include the effect of the filter response and the weighting function measured at the actual test frequency. The receive filter includes a compensation network for the weighting function in its passband. Therefore, inside the passband (300 Hz to 3.4 KHz) the measured amplitudes should be compared directly to the data sheet specifications. Frequencies outside the passband must be compensated for the weighting function first to determine the true filter response, measure the amplitude of the correspondences

Summary of Filter Testing—Table 10 lists the nine test frequencies shown in Figure 12 for both the transmit and receive filter testing. For each filter test, the input frequency (analog or PCM), measurement frequency, and test circuit gain is tabulated corresponding to the

desired test frequency. The various weighting values are easily handled by computer-based test equipment since the inverse weighting function can be stored in the computer and applied to each measured amplitude as appropriate.

4.3 Operational On-Line Testing

Two test modes are available which facilitate on-line testing to verify operation of both the combochip and the entire switching highway network. The first is simply the capability to duplicate the same D_χ transmission in multiple PCM time slots (redundancy checking), and the second is the analog loopback capability which allows the testing of a call completion through the entire PCM voice path including the time slot interchange network.

Redundancy Checking—A feature of the 2913/14 is that the same 8-bit PCM word can be put on the D_X highway in multiple time slots simply by holding the frame sync/data enable (FS_X) high and continuing to supply clock pulses (CLK_X or DCLK_X). If the data enable was held high for multiple time slots, each time slot would have identical data in it. By routing this data through the PCM highways, time slot interchanges, etc., and then correlating the data between time slots, it would be possible to detect time slot-dependent data errors. When this test mode is used, no other data will be generated for the transmit highway until the frame sync returns low for at least one full clock cycle.

Table 10. Filter Response Testing Input/Output Frequencies and Amplitude Gain Schedule

Toot		Transmit		I she	Receive		
Test Freq.	Input Freq.	Measured Freq.	Amp Weighting	Input Freq.	Measured Freq.	Amp Weighting	
1	200	200	200	1	200	200	1 Sinc
2	300	300	300	1	300	300	1
3	3000	3000	3000	RA 1 1	3000	3000	1
4	3300	3300	3300	1 7000	3300	3300	there or p, the actual
5	3400	3400	3400	1 ans	3400	3400	plac at tile decoder o
6	4000	4000	4000	0 to 2	4000	4000	0 to 2
7	4600	4600	3400	1	3400	4600	Sinc $\left[\frac{4600 \pi}{8000}\right]$
8	7000	7000	1000	(e) 1	1000	7000	Sinc $\left[\frac{7000 \pi}{8000}\right]$
9	10000	10000	2000	ean 1 mes	2000	10000 gA	Sinc $\left[\frac{10000 \pi}{8000}\right]$



Analog Loopback—The 2914 (2913 does not have this feature) has the capability to be remotely programmed to disconnect the outside telephone lines and tie the transmit input directly to the receive output to effect analog loopback within the combo chip. This is accomplished by setting the LOOP input to V_{CC} (TTL high). The result is to disconnect VF_XI+ and VF_XI- from the external circuitry and to connect internally PWRO+ to VF_XI+, GS_r to PWRO-, and VF_XI- to GS_X (see Figure 14).

With this test set up, the entire PCM and analog transmission path up to the SLIC can be tested remotely by assigning a PCM word to a time slot that is read by the combo being tested. This data is converted to analog and passed out of the receive channel. It is taken as input by the transmit channel where it is filtered and redigitized (encoded) back to PCM. The PCM word can now be put on the transmit highway and sent back to the remote test facility. By comparing the PCM data (individually or as a series of codes) the health of that particular connection can be verified.




Figure 14. Simplified Block Diagram of 2914 Combochip in the Analog Loopback Configuration

analog Loophack—The 2914 (2913 does not have this inture) has the capability to be remotely programmed of disconnect the outside telephone lines and its the rangent input directly to the receive output to effect analog loopback within the combo chip. This is accommissed by setting the LOOP input to V_{CC} (TTL high) he result is to disconnect VF_XI+ and VF_XI- from the external circuity and to connect internally V_{CC} (VFX). Grand V_{CC} (VFX) and V_{CC} or V_{CC} (VFX) of V_{CC} (VFX) (See Figure 14).

With this test set up, the entire PCM and analog trunsmission path up to the SLLC can be tested remotely by assigning a PCM word to a true slot that is read by the combo being tested. This data is converted to analog and passed out of the receive channel. It is taken as imput by the transmit channel where it is filtered and redigitized (encoded) back to PCM. The PCM word can now be put on the transmit highway and sent back to the remote test facility. By comparing the PCM data (individually or as a series of codes) the health of that particular connection can be verified.




Figure 14. Simplified Block Diagram of 2914 Combechip in the Analog Leep back Configuration

Boards and Software


Local Area Networking Boards and Software




IDCM 911-1 INTELLINK™ ETHERNET* CLUSTER MODULE

- **Eliminates Need for Transceivers and Ethernet Coaxial Cable for a Local Cluster of Workstations**
- **■** Enables Local Cluster of Nine **Workstations to Connect to Main Ethernet Cable with Only One** Transceiver
- Permits Clustering of up to Nine Workstations in a Smaller Area
- Enables Workstations to be up to 100M from Main Ethernet Cable
- IEEE 802.3/Ethernet Compatible

The IntellinkTM Ethernet Cluster Module is a device used as a means of interconnecting up to nine Ethernet devices without the need for Ethernet coaxial cable and transceivers. The Intellink module forms a standalone Ethernet local area network with "interconnection" communication capability. The Intellink module (and attached devices) can optionally be connected to the Ethernet coaxial cable through a single transceiver.





*Ethernet is a trademark of Xerox Corporation.

210508-2



FUNCTIONAL DESCRIPTION

Intellink module performs the same functions as a standard Ethernet transceiver. It buffers receive and transmit data, detects attempts by two or more stations to gain access to the line simultaneously, signals the presence of a collision to the transmitting stations, and transmits the jam signal prior to initiation of the random back-off algorithm.

Ethernet Work Station to IntellinkTM Interface (WI) Connectors

There are nine WI interface connectors into which Ethernet-based systems can be connected. Each connector has the same signal pairs as does the equivalent connector on a standard Ethernet transceiver.

Intellink™ Module to Transceiver Interface (IT) Connector

The IT interface connector on the Intellink module is used to connect the local cluster to the "main" Ethernet cable through a standard transceiver, or can be left unconnected for standalone operation. The characteristics of this connector are identical to an Ethernet system to transceiver cable connector.

Topology

The Intellink module can function in standalone operation in which case it appears as a "zero length Ethernet segment" for up to nine Ethernet-based systems, or optionally can be connected to the "main" Ethernet coaxial cable through a single transceiver. When connected to the "main" Ethernet coaxial cable, it extends the Ethernet system interface to the transceiver from 50 meters to 100 meters. (Figure 1).

Physical Characteristics

Width: 14 in. (35.56 cm)

Height: 7.8 in. (19.81 cm)

Depth: 5.5 in. (13.97 cm)

Weight: 10 lb. (4.52 kg)

ELECTRICAL CHARACTERISTICS

m Enables Local Cluster of

Input Voltage Range and A Minima of

(Voltages AC RMS)

	ge (15%)
100V	±15%
120V	±15%
220V	±15%
240V	±15%

NOTE:

The frequency range is 47 to 64 Hz, single phase.

ENVIRONMENTAL CHARACTERISTICS

Temperature: 10°C to 40°C Operating

-40°C to 70°C Non-Operating

Humidity: 10% to 85% Operating

5% to 95% Non-Operating

ORDERING INFORMATION

Part Number Description

iDCM 911-1

Intellink, IEEE 802.3/Ethernet com-

patible



INA 960/961 RELEASE 2.0 TRANSPORT AND NETWORK SOFTWARE MEMBER OF THE OpenNET™ PRODUCT FAMILY

- Certified ISO Standard Transport and Network Layer Software
- ISO 8073 Transport Class 4 Services
 Multiple Virtual Circuit Connection

Capability


- Guaranteed Message Integrity
- Data Rate Matching (Flow Control)
- Variable Length Messages
- Expedited Delivery of to based showlen
- ISO 8473 Network Class 3 Services
- Connectionless Internetworking
 Capability
- Supports End-Node Systems
- Supports Internetwork Routers
- Highly Configurable for Multiple System Environments
 - As an iRMX® 86 Job
 - As a Stand-Alone Communications
 Processor System
 - Supports Other Host Operating
 System Independent Designs

- Connectionless Transport (Datagram) Services
- Data Link Drivers Support Many Hardware Environments
- IEEE 802.3 Hardware Such as the ISBC® 186/51, ISXM™ 552(A), and ISBX™ 586 Boards and Various Designs Based on the 8086, 8088, or 80186 Processors and the 82586 LAN Coprocessor
- IEEE 802.4 Hardware such as the ISBC® 554 Board
- Others Definable by the User
- Comprehensive Network Management Services
- Collection of Network Usage
 Statistics
 - Setting and Inspecting of Transport and Data Link Parameters
 - Fault Isolation and Detection
 - Boot Server

iNA 960 is a complete transport and network software system plus a comprehensive set of network management functions, data link drivers, and system environment features. It is highly configurable to allow optimized selection of features, parameters, data link drivers, and memory buffers for a variety of system environments.

iNA 961 is derived from iNA 960. It consists of preconfigured subsets of iNA 960 that are designed to operate with several specific COMMengine hardware environments. iNA 961 contains preconfigured load files ready for download to the hardware. Load files are included to support the iSXM 552 and iSXM 552A IEEE 802.3 COMMengines, and the iSBC 554 IEEE 802.4 (MAP) COMMengine.

iNA 960/961 is a mature, flexible, and ready-to-use software building block for OEM suppliers of networked systems for both technical and commercial applications. Using the iNA 960 software the OEM can minimize development cost and time while achieving compatibility with a growing number of equipment suppliers adopting the ISO and IEEE standards.





FUNCTIONAL OVERVIEW

Using the ISO seven layer model for network communications, iNA 960 provides the services of layers four and three, the transport and network layers. The iNA 960 design is an implementation of the Class 4 services of the ISO standard 8073 connection oriented transport protocol. The iNA 960 transport layer provides a reliable full-duplex message delivery service on top of the internetworking capability offered by the network layer. The iNA 960 network layer is an implementation of the Class 3 services of the ISO standard 8473 connectionless network protocol. The network layer allows routing of information packets between different networks (each network is called a subnetwork). The network layer directs information packets to the packet delivery services of the IEEE 802.3 or IEEE 802.4 data link and physical layer functions.

Consisting of linkable object modules, the iNA 960 software can be configured to implement a range of capabilities and interface protocols. In addition to re-

liable process-to-process message delivery services, iNA 960 includes a datagram service, internetworking end-node capabilities, internetworking router node capabilities, boot server capabilities, a direct user access to the data link layer, and a comprehensive network management facility.

iNA 960 also contains a variety of client program interfaces, data link drivers, and a stand-alone operating system executive. As a result, iNA 960 is highly configurable to run under the iRMX 86 operating system, to run under its own operating system executive on an Intel iSXM IEEE 802.3 or IEEE 802.4 network board, or to run on a custom designed controller with an 8086, 8088, or 80186 processor coupled with an 82586 data link coprocessor.

The iNA 960 software also includes a comprehensive network management service. This facility enables the user to monitor and adjust the network's operation in order to optimize its performance.

For a conceptual block diagram of iNA 960, refer to Figure 2.




Figure 2. iNA 960 Conceptual Block Diagram



TRANSPORT LAYER

The Transport Layer provides message delivery services between client processes running on computers (network "nodes") anywhere in the network. Communicating client processes within the network are identified by a transport address that is a combination of a network address defining the network node and a transport service access point defining the interface point through which the client accesses the transport services. The transport address is supplied by the iNA 960 user for both the local and the remote client processes that are to be connected.

The iNA 960 transport layer implements two kinds of message delivery services: virtual circuit and datagram. The virtual circuit services provide a reliable point-to-point message delivery capability that ensures maximum data integrity and is fully compatible with the ISO 8073 Class 4 protocol standard. The datagram service provides a best-effort message delivery between client processes requiring less overhead and therefore allows higher throughput than virtual circuits.

Both the datagram and the virtual circuit services are optional and can be included when configuring iNA 960.

Virtual Circuit Services

Reliable Delivery: Data is delivered to the destination in the exact order it was sent by the source with no errors, duplications or losses, regardless of the quality of service available from the underlying network service.

Data Rate Matching (flow control): The Transport Layer attempts to maximize throughput while conserving communication subsystem resources by controlling the rate at which messages are sent. That rate is based on the availability of receive buffers at the destination and its own resources.

Multiple Connection Capability (Process Multiplexing): Several Processes can be simultaneously using the Transport Layer with no risk that progress or lack of progress by one process will interfere with others.

Variable Length Messages: The client software can submit arbitrarily short or long messages for transmittal without regard for the minimum or maximum network service data unit (NSDU) lengths supported by the underlying network services.

Expedited Delivery (optional): With this service the client can transmit up to 16 bytes of urgent data bypassing the normal flow control. The expedited data is guaranteed to arrive before any normal data submitted afterward.

Connectionless Transport (Datagram) Service

The datagram service transfers data between client processes without establishing a virtual circuit connection. The service is a "best effort" capability and data may be lost or misordered. Data can be transferred at one time to a single destination or to several destinations (multicast). The iNA 960 datagram service conforms to the ISO draft standard DIS 8602.

NETWORK LAYER BUTCH OF STOURS OF STOURS

The network layer of iNA 960 provides the Class 3 connectionless network services specified by the ISO standard 8473 protocols.

The iNA 960 network layer provides the capability of connecting multiple different networks (called subnetworks) together and having information packets from one subnetwork routed to a destination on any other subnetwork. The network layer thus provides for two major capabilities:

- Internetworking
- Multiple subnets attached to one node

The iNA 960 network layer allows the user a variety of configurations. A node can be configured as:

- An internet end node belonging to a single subnetwork which is in turn connected to other subnetworks. In this configuration, the end node has the capability to address other nodes anywhere on the entire system of subnetworks.
- An internetwork router belonging to two or more subnetworks. In this case, only the ISO 8473 standard connectionless internetworking layer is configured on the node. The user can select the addressing and routing algorithms to be used. The iNA 960 network layer provides a routing algorithm with user changeable routing tables. The network layer also permits the future addition of address passing and routing algorithms as standards emerge. A router node can be configured with a variety of subnet data link and physical layers of mixed media types. The transport layer and above are not needed by this node.



- A multi-homed end system which is connected to two or more subnets. The network layer can provide routing between these subnets. In this case the transport layer is included and applications can run on this system and communicate on all subnetworks connected to it.
- A single network end node which can address nodes on one subnetwork only. This gives iNA 960 the transport layer functionality and a null network layer. The program interface to iNA 960 can be set up to accept the network address format of the ISO 8473 standard or of the previous draft ISO standard.

Data Link Drivers

The iNA 960 network layer has a variety of data link drivers for both IEEE 802.3 and IEEE 802.4 data link and physical layers. Specifically, IEEE 802.3 hardware drivers are included for the iSBC 186/51 COMMputer, the iSBC/iSXM 552 and 552A COMMengines, the iSBX 586 module, and 82586-based custom designed systems. An IEEE 802.4 data link driver is also included for the iSBC 554 token-bus MAP board. In addition, a user can add up to two user written subnetworks (when operating under the iRMX 86 operating system). Communication between the subnetwork drivers and the network layer is via request blocks and is based on the programmatic interface specified by iNA 960.

Router Capabilities and alandus slottles e

Since iNA 960 includes a wide variety of data link drivers and a flexible internetworking capability, a wide variety of internetworking configurations are supportable.

- With the iSBC 554 board and the iSBX 586 module, an IEEE 802.4 MAP token-bus to IEEE 802.3
 Ethernet CSMA/CD router is supported. iNA 961 includes a preconfigured load file for this hardware configuration.
- With the iSBC 186/51 board and the iSBX 586 module, an IEEE 802.3 to IEEE 802.3 router is supported.
- With the iSBC 186/51 board (which has both an IEEE 802.3 port and a serial port), the user can link a separate serial data link driver (such as for X.25) to the iNA 960 network layer and produce an IEEE 802.3 to serial link router.

For full internetworking configurations, the user can set up the routing tables which are used for routing information packets between subnetworks. The routing tables can be changed during operation via a routing management facility. Information packets follow the routing path fixed by the routing table information.

NETWORK MANAGEMENT FACILITY

The Network Management Facility provides the user of iNA 960 with planning, operation, maintenance, and initialization services described below:

- Planning: This service captures network usage statistics on the various layers to observe network traffic and to help plan network expansion. Statistics are maintained by the layers themselves and are made available to users via a program interface with the NMF.
- Operation: This service allows the user to monitor network functions and to inspect and adjust network parameters. The goal is to provide the tools for performance optimization on the network.
- Maintenance: This service deals with detecting, isolating, and correcting network faults. It also provides the capability to determine the presence of other nodes on the network and the viability of their connection to the network.
- Initialization: NMF provides initialization and remote loading facilities for remote nodes on the network.

Network management provides distributed management of the network. The user can request any of the services to be performed on a remote as well as a local node. The NMF interfaces to every other network layer both to utilize their services and to access their internal data bases.

In support of the above services, the NMF capabilities include layer management, echo testing, limited debugging facilities, and the ability to down line load and dump a remote system.

The NMF software provides a routing management facility which can be used to change the internet-working routing tables. The routing tables are used by the network layer to route information packets between subnetworks.

The NMF provides the hooks for MAP-NET software (which provides layers 5 through 7 support for MAP networks) to support the network management functions in the MAP 2.1 specification. Thus, the MAP-NET user has a choice of selecting the Intel NMF network management functions or the MAP network management functions.

Layer management deals with manipulating the internal database of a layer. The elements of these data bases are termed objects. Some examples for objects are the number of collisions, the retransmission timeout limit, the number of packets sent, and the list of nodes to boot. NMF can examine and modify objects in a layer's data base.



An echo facility is provided. Using this facility, one node can determine if another node is present on the network or not, test the communication path to that node, and determine whether the remote node is functional.

NMF enables the user to read or write memory in any node present on the network. This feature is provided as an aid to debugging.

NMF can down line load any system present on the network. A simple Data Link protocol is used to ensure reliability. This facility can be used to load databases, to boot systems without local mass storage, or to boot a set of nodes remotely, thus ensuring that they have the same version of software, etc.

Dumping is an operation equivalent to memory read from the user's standpoint. However, dumping uses the Data Link facilities while memory read uses the transport facilities.

EXTERNAL DATA LINK (EDL)

The External Data Link option allows the user to access the Data Link Layer directly instead of having to go through the network and transport layers. This flexibility is useful when the user needs custom higher layer software or does not need the Network Layer and Transport Layer services (e.g. when sending "best effort" messages or running customer diagnostics).

Through the EDL, the capabilities supporting the lower layers in iNA 960 are made directly available to the user. EDL enables the user to establish and delete data link connections, transmit packets to individual and multiple receivers, and configure the data link software to meet the requirements of the given network environment.

SYSTEM ENVIRONMENT

iNA 960 is designed to run on hardware based on the 8086, 8088, or 80186 microprocessors and the 82586 LAN Coprocessor. The software can be configured to run under the iRMX 86 operating system or on a dedicated 8086, 8088, or 80186 processor separately from the host. The following section describes these two operating environments.

iRMX® 86 Operating System Environment

In this configuration, both the user program and iNA 960 are running under the iRMX 86 operating system. The communications software is implemented as an iRMX 86 job requiring only the iRMX nucleus

for most operations. The only exception is the boot server option which also needs the iRMX 86 Basic IO System. The iSBX 586 IEEE 802.3 module is supported when iNA 960 runs under the iRMX 86 operating system. Also, the two user defined data link drivers are supported when iNA 960 runs under the iRMX 86 operating system. Figures 3 and 4 show two example hardware configurations supported by iNA 960 running under the iRMX 86 operating system.




Figure 3. Configuration using iSBC® 186/51, iRMX® 86 and iNA 960




Figure 4. Configuration using an iSBC® Board and iSBX™ 586 Controller Module

Operating System Processor Independent Implementation

iNA 960 is also capable of operating in a standalone system environment under its own operating system executive. This mode of operation is appropriate in those systems where the iRMX operating system is not the primary operating system, where off-loading the host of the communications tasks is necessary for performance reasons, or where a cus-



tom designed communications front end processor configuration is being used. iNA 960 can be configured to support such implementations by providing network services on an 8086, 8088, or 80186 processor that in turn controls an 82586 LAN coprocessor. Figure 5 depicts the conceptual block diagram of this configuration. The iSBC/iSXM 552, the iSBC/iSXM 552A, and the iSBC 554 boards are MULTIBUS® I implementations of this architecture. Figures 6 and 7 depict examples of these implementations.

This approach provides the component and system designer with an ISO standard communications software building block that can be adapted to their system needs with a minimum development effort. For added flexibility, iNA 960 provides the user with the alternative of using the iNA 960 interface module or of writing their own module if necessary.




Figure 5. In the operating system/processor independent implementation iNA 960 is running on a dedicated 8086, 8088 or 80186 processor.




Figure 6. Configuration using the iSXM™ 552A and iNA 961




Figure 7. Configuration using the iSBC® 554 and iNA 961

USER INTERFACE

iNA 960 is designed to run both under the iRMX 86 operating system or on a dedicated communications front end processor separate from the host. In both environments, the user interface is based on exchanging memory segments called request blocks between iNA 960 and the client. The format and contents of the request blocks remain the same in both configurations with only the request block delivery mechanism changing.

Request blocks are memory segments containing the data to be passed from the user to iNA 960 (commands) or from iNA 960 to the user (responses). The iNA 960 request blocks consist of fixed format fields identical across all user commands and argument fields unique to the individual commands. Refer to Figure 8 for the standard request block format

Issuing an iNA 960 command consists of filling in the request block fields and transferring the block to iNA 960 for execution. After processing the command, iNA 960 returns the request block with one of the pre-defined response codes placed in the response code field of the request block. The response code indicates whether the command was executed successfully or whether an error occurred. By examining the response code, the user can take appropriate action for that command.

The request block delivery mechanism is the means by which the host processor and the communications processor running iNA 960 software exchange the request blocks. iNA 960 provides three such mechanisms: the MIP (Multibus Inter-process Protocol), the BCB (Base Control Block), and a user-defined mechanism. The MIP interface is included for use in systems already supporting this protocol, the BCB is a simple interface for single host environments, and the user-defined interface accommodates unique application requirements.

		ransport Layer User in
FIELDS notional	WORD/BYTE	
Reserved (2) Length	WORD BYTE	
User I.D. Response Port	The state of the s	FIXED FORMAT BEOUT
Return Mailbox Token Segment Token		(same for all
Subsystem anotherned colvies to Opcode	BYTE	commands)
Response Code and and all stable	word to word en and en Joupe A	
Arguments so a to reviscer office q	Posts (ede horse strong	ARGUMENTS TAG SVEDSE
datagram buffer for use.	Return a proviousey posted	(changes by WARDHTIW command) TUB MARBATAG

Guong ent of the american of Figure 8. INA 960 Request Block Format

Transport Layer User Interface

The following table summarizes the user commands and the corresponding transport layer responses:

Command		Function			
OPEN	Allocates memory for the connection database of a virtual circuit for connection to be established. The connection database contains data concerning the connection.				
SEND CONNECT REQUEST	Requests connection to a fully specified remote transport address using specified ISO connection negotiation options.				
AWAIT CONNECT REQUEST TRAN	Indicates that the transport client is willing to consider incoming connection requests based on pre-established acceptance criteria.				
AWAIT CONNECT REQUEST USER	requests if the request me	Indicates that the transport client is willing to consider incoming connection requests if the request meets the address and negotiation option criteria it passed to the client for further consideration.			
ACCEPT CONNECT REQUEST	Indicates that the connection requested by a remote transport service is accepted by the client.				
SEND DATA or SEND EOM DATA	With this command the client requests the transmission of the data in the buffers using the normal delivery service of the specified connection.				
RECEIVE DATA	Posts normal receive data buffers for a specific connection or for a bippool used by a class of connections.				
WITHDRAW RECEIVE BUFFER	NE Returns a previously posted receive buffer for use.				
SEND EXPEDITED To lo DATA	Transmits up to 16 bytes of data using the expedited delivery service. The expedited data is guaranteed to arrive at the destination before any norm data submitted afterward.				
RECEIVE EXPEDITED DATA	Posts receive data buffers for expedited delivery for a specific connection for a pool of buffers used by a class of connections.				



Transport Layer User Interface (Continued)

Command	Function SOURIA
WITHDRAW EXPEDITED BUFFER	Returns a previously posted expedited delivery receive buffer for use.
CLOSE TAMBOTORX	Terminates an existing connection or rejects an incoming connection request. Any normal or expedited data queued up to be sent will not be sent.
AWAIT CLOSE	Requests notification from the client of the termination of a specified connection.
STATUS	Returns status of the transport service connections.
SEND DATAGRAM	Requests transmission of the data in the buffers using the transport datagram service.
RECEIVE DATAGRAM	Posts a receive buffer for a specific receiver or a class of receivers to receive data from a transport datagram.
WITHDRAW DATAGRAM BUFFER	Returns a previously posted datagram buffer for use.
ADD DATAGRAM MULTICAST ID	Allows a client to belong to a group and receive datagrams sent to this group in addition to receiving datagrams specifically addressed to the client.
DELETE DATAGRAM	Allows a client to remove themselves from a multicast group.

Network Management Layer User Interface

Command	Function	Command
READ OBJECT	Returns the value of the specified object to the client.	OPEN
SET OBJECT	Sets the value of an object as specified by the client.	
READ AND CLEAR OBJECT	Returns the value of the specified object to the client then cle	ars the object.
ECHO cannos gnimo	This function is used to determine the presence of a node to t path to that node and to ascertain the viability and functionalit addressed.	
UP LINE DUMP	Requests a remote node to dump a specified memory area.	AWAIT CONNECT
READ MEMORY	Reads memory of the specified network node.	
SET MEMORY	Sets memory of the specified network node.	ACCEPT CONNECT
FORCE LOAD	Causes a node to attempt a remote load from another node.	REQUEST
external Data Lin	With this command the client requests the transmission of buffers using the normal delivery service of the specified	SEND DATA OF SEND EOM DATA

xternal Data Link Int	with this command the client requests the transmis buffers using the normal delivery service of the spe lerface	
Command	Function	ATAG BVISCBA
CONNECT	With this command the client establishes a data link co	onnection.
DISCONNECT	Eliminates a previously established connection.	BUFFER
TRANSMIT	Transmits data contained in buffers specified by the cl	ient. Этговаха дива
POST RECEIVE PACKET DESCRIPTOR	Allocates memory for maintaining records on receive data buffers. Also may be used to allocate memory for buffering receive data.	
ADD MULTICAST	Adds an address to the list of data link multicast addre	sses.
REMOVE MULTICAST ADDRESS	Removes an address from the list of data link multicast addresses.	
SET DATA LINK ID	Sets up a unique data link ID for the node.	



CONFIGURING INA 960

iNA 961 contains preconfigured subsets of iNA 960 that are designed to execute on specific hardware configurations such as the iSXM 552A and the iSBC 554 boards. The preconfigured load files in iNA 961 are ready for downloading to the hardware and therefore require no software configuration effort by the customer.

iNA 960 is highly configurable for a variety of system environments, and it therefore allows configuration and optimization by the customer. iNA 960 is configurable at the object code level.

In order to adapt iNA 960 to a specific system environment, the user must configure the software to define the desired functions, to select the appropriate user interface, to set the layer parameters, and to set up for the specific hardware configuration.

There are a number of capability combinations the user may elect to implement in their application. At the transport layer level, the options are virtual circuit service with or without expedited delivery, or datagram service, or both. At the network layer level, the options are to use the ISO 8473 internet layer or

to use a null network layer. At the data link level, the user may include or exclude the External Data Link interface.

The Network Management Facility is also optional. When it is configured in, the user may also include the boot server module. These capabilities can be made available simply by linking in the corresponding software modules. The interface options are also implemented in a modular fashion. The user links in the desired module to set up for the iRMX 86 operating system or the operating system independent configurations.

Layer parameters and configuration options are first edited into layer configuration files, then assembled and linked into iNA 960. Layer parameters adjust the network's operation to match the usage pattern and the available resources. For example, within the Transport Layer, the flow control parameters, the retransmission timer parameters, the transport data base parameters, etc. can be set via this process.

During the configuration process, the user also sets up for the required hardware configuration, such as port addresses, interrupt levels, number of memory buffers, etc. For the flow diagram of configuring iNA 960, refer to Figure 9.




Figure 9. The Configuration Process for iNA 960

SPECIFICATIONS

Hardware Supported

- iSBC 186/51 Communication Computer
- iSBC/iSXM 552 and 552A Ethernet COMMengines
- iSBC 554 Token Bus (MAP) COMMengine
- iSBX 586 Ethernet Data Link Engine when configured with a supporting iSBC or iSXM board.

Typical Throughput at Transport

Environments:

186/51 and iRMX 86 50k to 200k bytes/sec Operations System

Dedicated 80186/82586 COMMengine 100k to 300k bytes/sec

Memory Requirements (in bytes):

Base System if the Jea od in	12k plus configurable buffer memory
Normal Virtual Circuit Option	18k plus configurable buffer memory
Expedited Delivery Option	2k on no de areitu
Datagram Option	3k plus data base memory
ISO 8473 Internet Layer	20k
Null Network Layer	2k
NMF Option	1k to 5k
External Data Link Option	5k
Boot Server Option	5k

Available Literature:

- iNA 960 Release 2.0 Programmers Reference Manual (149231-001)
- iNA 960 Release 2.0 Configuration Guide (149230-001)
- iSBC 186/51 Hardware Reference Manual (122136-002)
- iSBC/iSXM 552 Hardware Reference Manual (122141-002)
- iSBC/iSXM 552A Hardware Reference Manual (149228-001)
- iSBC 554 Hardware Reference Manual (149229-001)

- MAP—NET Programmers Reference Manual (149227-001)
- RMX—NET Programmers Reference Manual (122323-002)

ORDERING INFORMATION

iNA 960 is the order code for the fully configurable version of iNA 960 with the full ISO standard transport and network services. Licenses are available for both the object and the source code.

iNA 961 is the order code for a preconfigured version of iNA 960 for the following hardware configurations:

Hardware	Network Layer	# of Virtual Circuits	
— iSXM 552 Board	null office of a	10 30 30	
- iSXM 552A Board	null	100	
- iSXM 552A Board	internet	100 med	
- iSBC 554 Board	internet	100	
— iSBC 554/iSBX 586 Boards	internet (router)	(no transport)	

iNA 960 release 1 is the former version (available since 1984) of fully configurable iNA 960 software that conformed with the draft ISO transport standard (DIS 8073). The network layer is null. Release 1 will be supported by Intel until all operating system products such as iXNX and iRMX convert to iNA 960 Release 2 transport services.

iNA 961 Release 1 includes preconfigured subsets of iNA 960 Release 1 for the following hardware configurations:

Hardware	# of Virtual Circuits
— iSXM 552 Board	30
- iSXM 552A Board	100

Order Code Product

iNA960ESR	Machine Readable Source Code
iNA960LST	Human Readable Source Code
iNA960YRO	Object Code License—Configurable
iNA961ZRO	Object Code License—Preconfigured
iNA960RF	Incorporation fee per unit.



IRMX® NETWORKING SOFTWARE RELEASE 2.0 MEMBER OF THE OpenNET™ PRODUCT FAMILY


- Provides Transparent Network File
 Access
 - Remote Files can be Accessed Just
 Like Local Files
 - Network Communications are Transparent to the User
- Provides Network File Protection and User Access Control Mechanisms
- Supports File Server and/or File Consumer Applications
- Implements a Distributed Name Server to Minimize Administrative Effort

- Connects iRMX, DOS, XENIX*, VAX/VMS†, and OpenNET™ NRM Systems on the LAN
- Runs Under the iRMX® 86 R7 and iRMX® 286 R2 Operating Systems
 - Interoperates with XENIX
 Networking Software (XENIX-NET),
 Intel OpenNET PC Link with
 Microsoft Networks (MS-NET),
 VAX/VMS OpenNET, and iNDX
 OpenNET Software
- Supports OpenNET IEEE 802.3
 Compatible Hardware and ISO 8073
 Software
 - iSXM™ 552/552A COMMengine Boards
 - iSBC® 186/51 COMMputer™ Board
- iNA 960/961 Transport Software

The Intel iRMX® Networking Software (iRMX-NET) implements the Network File Access (NFA) protocols to provide transparent access to files on other systems that are attached to the same Local Area Network (LAN) and that are running the appropriate Network File Access software. Transparent file access means that remote files can be accessed as if they were local because the OpenNETTM software does the necessary network communications for the user.

A seven layer OSI communication system solution is established on an iRMX system when the iRMX Networking Software is used in conjunction with the Intel iNA 960/961 Transport Software plus hardware such as the iSXMTM 552A or the iSBC® 186/51 communication processor boards. Networked iRMX systems can serve in a wide range of applications including real time transaction processing, automated testing, data collection, communications switching, and process control.

*XENIX and MS-DOS are trademarks of Microsoft Corp. †VAX and VMS are trademarks of Digital Equipment Corp.





IRMX®-NET FUNCTIONAL OVERVIEW

iRMX-NET provides transparent network file access by implementing the Network File Access protocols. The Network File Access protocols provide the ability for local application programs to access remote files by attaching the remote system as a local file system device. Then remote files can be accessed by simply using the remote system's name as part of the file pathname.

The Network File Access protocols were developed jointly by IBM, Microsoft, and Intel to provide a powerful set of network file access capabilities among a variety of heterogeneous operating systems. The Network File Access protocols have been implemented on iRMX with iRMX-NET, on PC/MS-DOS* with MS-NET, on XENIX* with XENIX-NET, on VAX/VMS† with VAX/VMS OpenNET, and on the NRM (Network Resource Manager for Intel microprocessor development systems) with iNDX OpenNET software.

iRMX-NET provides the transparent network file access capability through file consumer and file server software functions. The file consumer software intercepts file commands from the local application program and transmits them across the LAN to the file server node where the target file resides. The file server software receives, interprets, and executes commands received over the LAN from remote file consumers. When iRMX-NET is initially installed, the user has the option of configuring the system to include either or both of the file consumer and file server functions.

The iRMX-NET Network File Access service provides functionality for layers 5 through 7 of the OSI 7-layer communications model. The layer 1 through 4 services are provided by iNA 960/961 Transport Software and IEEE 802.3 compatible controller boards such as the iSXM 552A or the iSBC 186/51.

iRMX-NET capabilities can be installed in a variety of hardware configurations to meet differing system requirements. For example, a "COMMengine" configuration consists of a host processor board executing IRMX-NET R2.0 under either iRMX 86 or iRMX 286 and an intelligent network controller board executing iNA 961 Transport Software. Figure 1 shows an example of a COMMengine configuration with an iSBC 286/12 host board and an iSXM 552A COMMengine controller board. Also, a single board COMMputer™ system can be implemented with an iSBC 186/51 board executing both iRMX-NET software and iNA 960 Transport Software under iRMX 86. See Figure 2.

iRMX-NET is included at iRMX configuration time as a user job if the Extended I/O System (EIOS) is not

present or as an I/O job if the EIOS is present. iRMX-NET contains a number of user-defined parameters which must be set up when configuring the system. These parameters include the number of file consumers served concurrently, the identification of which directories are public, and the specification of various time-out values.




Figure 1. Example Configuration using an iSXM™ 552A COMMengine as an Intelligent




Figure 2. Example Configuration using an iSBC® 186/51 COMMputer™

IRMX® FILE SYSTEM OVERVIEW

The iRMX Operating System provides a flexible structure for managing directories of files on several different devices. To illustrate some of the capabilities, refer to the example system configuration shown in Figure 3.

In this example, disk A is the system device. The system device is the storage device from which the






Figure 3. iRMX® File System

system is bootstrapped and it is also the default device to which file references are directed. When the system is initialized, application programs can access directories and files on device A with a hierarchical directory structure. Files on the system device are accessed with the following iRMX naming convention: easily end (PE metays as ribue) tinu

directory/filename

The system device "A" is the default device and therefore it doesn't have to be specifically identified in the pathname. If the user wishes to access files on another device, for example "B", that device can be attached to the file system with the iRMX command: I secoss secos elli sinemelgni TEM

ATTACHDEVICE B AS logicalname

Then files can be directly accessed on the B device with this naming convention:

:logicalname:directory/filename remote files are intercepted at the BIOS level and

TRANSPARENT NETWORK FILE **ACCESS**

Transparent network file access enables the user application to manipulate and use remote files as if they were local. In contrast, a less-sophisticated file transfer capability typically requires a multi-step process with the application program having to find the address of the remote system, to move the file to the local system, to process it, and then to restore it to the remote system when processing is complet-

The benefit transparent network file access provides is user access to remote files without the need to transfer the file back and forth from the remote to the local system. The network communications required to access the remote file are managed by the iRMX-NET software in a way that is transparent to the user application.

To access a remote file, the user first attaches the remote network node as a file system device. Then remote files can be accessed by designating the remote node logical device name as part of the file pathname. To most still as a beliangle to

For example, Figure 4 illustrates two systems on a local area network, both equipped with iRMX-NET software. System S1 would access its local files on disk A with the following iRMX naming convention:

/directory/filename

The user on S1 can access files on the remote network node, System S2, by first attaching S2 to the file system with the augmented iRMX command:

ATTACHDEVICE S2 AS nodename REMOTE

This allows user on system S1 to access the remote files on System S2 with the simple naming convention: ango" belled at nodpetovy to egyt test

:nodename:directory/filename




Figure 4. iRMX®-NET Network File Access

iRMX-NET provides transparent network file access at the BIOS, EIOS and Human Interface levels of the iRMX Operating System. This means that all iRMX user applications that use the BIOS, EIOS, or Human Interface file access commands can be used in a networked environment where the referenced files may reside at other network nodes on the local area network.

NETWORK FILE PROTECTION AND USER ACCESS CONTROL

The iRMX-NET Network File Access software also adds the benefits of extensive file security mechanisms across the network.

The file accessing capabilities implemented by the iRMX-NET OpenNET Network File Access software extends the file systems of the individual network nodes into a network hierarchical file system. Within



the network, any user with appropriate access permissions can access each of the public files on other network nodes through a unique path of the network directory. iRMX-NET allows directories to be designated as public (accessible from other network nodes) or private (accessible only locally) when configuring the file server.

In addition, the iRMX Operating System itself offers the ability to define protection rights for individual directories and files. The iRMX-NET software provides the ability to extend these file protection privileges to accesses over the local area network. Local iRMX files and directories can be specified to be "read only" or "writable." Within the network file system, these access rights apply to remote files as well.

iRMX-NET also defines two types of user access control that allows the network administrator a trade-off between performance and level of security. The first type of protection is called "consumer-based" protection and offers the highest performance for accessing remote files. The second type is called "server-based" protection and offers the highest level of security. The two types of user protection rely on an iRMX-NET concept called the "Administrative Unit." The Administrative Unit (AU) is a collection of network nodes that have the same set of users defined. The Administration Unit can contain only one network node if desired.

The consumer-based mechanism applies to network nodes within one Administrative Unit. In this case, a user is checked for valid username and password by the local system, and once this access is gained, public files on other nodes within the Administrative Unit can be accessed without further user verification by the destination node. Because of the minimum of administrative overhead, consumer-based

protection is the best performer. However, this mechanism offers the least protection against malicious users and therefore is best suited for collections of users that are trustworthy and where performance is of particular value.

Server-based protection comes into play for accesses that cross Administrative Unit boundaries. For these accesses, the remote system whose file is being accessed checks the user identification to confirm authorization before granting access to the public files in its file system. This mechanism offers the highest level of security.

An example of the Administrative Unit concept and its use in setting up consumer-based protection and server-based protection network nodes is shown in Figure 5. In this example, the networked systems S1, S2, and S3 are all within Administrative Unit #1 and can access each others files with the consumer-based mechanism. However, if system S2 wishes to access files on a system in another Administrative Unit (such as system S4), the server-based mechanism takes effect and the destination system (S4) checks user authorization before granting access to its public files.

FILE SERVER AND FILE CONSUMER IMPLEMENTATION

iRMX-NET implements file access across the network through introducing a new file type, the "remote file." The iRMX Operating System normally supports physical, stream, and named files through the respective file drivers contained within the Basic I/O System (BIOS). The iRMX-NET file consumer software adds a new file driver called the Remote File Driver (RFD). All local commands that reference remote files are intercepted at the BIOS level and




Figure 5. Example of iRMX®-NET File Protection Administration



are redirected through the RFD to the appropriate remote node on the network. At the remote node, the iRMX-NET file server software receives commands from the network and forwards them to the local operating system which then executes the commands on the remote node's local file system.

Figure 6 shows the implementation of both the file consumer and file server software in a COMMengine environment. In a COMMengine environment, the Multibus Interprocessor Protocol (MIP) Software provides the interface between the iRMX-NET Software executing on the host processor board and the iNA 961 Transport Software executing on the intelligent network controller board.

When a request for a remote file is made, the Remote File Driver routes the request to the iRMX-NET File Consumer Software. The File Consumer Software translates the remote network node name into a network address and then formats network communication messages that are sent by the MIP Software to the iNA 961 Transport Software and then to the remote network node.

When a file access request is received from the network, the iNA 961 Transport Software routes the request via the MIP Software to the iRMX-NET File Server Software. The File Server Software in turn accesses the file system through an iRMX Operating System dependent software module called the Apex File Access (AFA) Software. The AFA Software receives requests from the File Server Software and, acting as the remote user, executes the necessary file operations corresponding to the requests.

The User Administration (UA) module maintains the files used when making additions and deletions of authorized users and consumer systems within an Administrative Unit on the network.

DISTRIBUTED NAME SERVER

The Name Server Software provides name-to-network-address mapping for the network node on which it is installed. iRMX-NET implements a distributed or "protocol based" name server scheme in which every node "knows" its own name and address. The named network node responds with identification of its address to any name server request for its name (See Figure 7). The file consumer uses this mechanism to translate a remote network node name to a network address when a remote file is accessed. As a result, network management is simplified since there is no need to maintain a master directory file within the network.




Figure 6. iRMX®-NET Software Modules in a COMMengine Environment






Figure 7. Distributed Name Server Scheme

INTEROPERABILITIES and according to be to

An iRMX-NET system can transparently access files resident at remote systems that are configured with OpenNET Network File Access file server software. iRMX-NET, XENIX-NET, VAX/VMS OpenNET, and iNDX OpenNET equipped network nodes can act as file servers. Likewise, an iRMX-NET equipped network node can act as a file server to other network nodes that are equipped with OpenNET Network File Access file consumer software. iRMX-NET,

XENIX-NET, and Microsoft Networks (MS-NET) equipped nodes can act as file consumers. See Figure 8 for an illustration of these interoperation capabilities. The arrows in the diagram indicate the direction of resource requests. Table 1 lists the operating systems and the required networking software that interoperate with iRMX-NET R2.0 when installed with either the iRMX 86 R7 or iRMX 286 R2 Operating Systems.




Figure 8. IRMX®-NET R2.0 Interoperability with other OpenNET™ Systems



Table 1. Interoperable Software

Operating System	Networking Software		
XENIX* R3.4	XENIX Networking Software R2.0		
MS-DOS* V3.1-3.2	MS-NET V1.0-1.01		
iNDX R3.2	NDS II R3.2 OpenNET™ File Servers		
VAX/VMS† V4.2-4.4	VAX/VMS OpenNET R1.0		
iRMX® 86 R7 110 2 102 iRMX 286 R2	iRMX-NET R2.0		
IRMX 86 R6	iRMX-NET R1.0A 322 082		

^{*}XENIX and MS-DOS are trademarks of Microsoft Corp. †VAX and VMS are trademarks of Digital Equipment Corp.

SYSTEM COMPATIBILITIES WAS AS A SECOND

iRMX-NET R2.0 is supported by the iRMX 86 R7 and the iRMX 286 R2 Operating Systems.

iRMX-NET R2.0 operates with the iNA 960 R1.1 or iNA 961 R1.3 Transport Software and runs in either COMMputer mode or COMMengine mode.

iRMX-NET R2.0 operates in a COMMengine environment with a variety of host iSBC boards along with the iSXM 552 and iSXM 552A LAN controllers.

iRMX-NET R2.0 operates in a COMMputer environment with the iSBC 186/51.

SYSTEM INCOMPATIBILITIES

iRMX-NET R2.0 is NOT supported by the iRMX 86 R6 or iRMX 286 R1 Operating Systems.

iRMX-NET R2.0 does NOT operate with iNA 961 R1.1 or iNA 960/961 R2.0 Transport Software.

iRMX-NET R2.0 does NOT operate with the iSBC 186/530 LAN Controller board or with the iSBX™ 586 MULTIMODULE™.

The compatible combinations of COMMengine and COMMputer hardware and software are shown in Tables 2, 3, and 4.

Table 2. Valid iRMX®-NET R2.0 Compatible COMMengine Host Boards and Software

COMMengine	Host Operating System				
Host	IRMX	® 86	IRMX® 286		
iSBC® Boards:	R7	R6	R2	R1	
86/30	Yes	No	No	No	
86/35	Yes	No	No	No	
286/10 (A)	Yes	No	Yes	No	
286/12	Yes	No	Yes	No	
286/20	Yes	No	Yes	No	
386/20	No	No	Yes	No	

Table 3. iRMX®-NET R2.0 Compatible COMMengine LAN Controller Boards and Software

COMMengine	COMMengine Hardware				
Transport Software:	ISXM™ 552A	ISXM 552	ISBC® 186/530		
INA 961 R1.3	Yes	Yes	No		
iNA 961 R2.0	No	No	No		

Table 4. iRMX®-NET R2.0 Compatible COMMputer™ Boards and Software

COMMputer™		COMMputer Hardware			
Software:		ISBC® 186/51	iSBC 286/12 with iSBX™ 586		
iRMX® 86	R7 R6	Yes No	No No		
iRMX 286	R2 R1	No No	No No		
iNA 960	R1.1 R2.0	Yes No	No No		

MEMORY REQUIREMENTS

iRMX-NET R2.0 typically requires from 90K to 145K bytes of memory depending on the particular hardware and software configuration.


ORDERING INF	ORMATION	Table 1. Interoperable Software	Order No.
Order Code	Description	Title with a printer test, melay a priler	
RMXNETJSU	Development license. No	iNA 961 Programmer's Reference Manual [for iNA 961 R1.3]	122274
THE TOO	pass-through allowed.	iNA 960 Release 2.0 Programmer's	149231
RMXNETJRO	OEM license allowing pass-	Reference Manual	XCB/I
	through of iRMX-NET Soft-	iNA 960 Release 2.0 Configuration Guide	149230
	Land and the state of the state	ISBC/ISXM 552A IEEE 802.3	149228
RMXNETRF	priate incorporation fee. Incorporation fee for iRMX-	Communication Controller User's Guide [Hardware Reference Manual]	
RMXNT961KITJSU		iSBC 552 Ethernet Communications Controller Hardware Reference Manual	122141
	dling iRMX-NET Software with the iNA 961 Transport Soft- ware. No pass-through al-	iSBC 186/51 COMMputer Board Hardware Reference Manual	122330
RMXNETKITJRI	lowed. iRMX-NET Software bundled	iSBX 586 MULTIMODULE Ethernet Communication Controller Hardware Reference Manual	122290
	with the iNA 961 Transport Software and the iSXM 552A LAN controller to provide a	iSBC 186/530 Ethernet COMMengine User's Guide	149226
	complete IEEE 802.3 LAN	OpenNET PC Link User's Guide	166664
0 Computible and Software	connection for an iRMX Multi- bus system.	VAX/VMS OpenNET Hardware and Transport Software Installation Guide	480070
	License Agreement (SLA) is re- X-NET Software products.	VAX/VMS OpenNET Networking Software User's Guide	480071
	current Intel Product Catalog for	XENIX Networking Software User's Guide [for XENIX-NET R2]	135147
formation.	le descriptions and licensing in-	XENIX Networking Software Installation and Configuration Guide [for XENIX-NET R2]	135146
RELATED LITE	RATURE 18 089 AM	iNDX OpenNET User's Guide	135848
6/4	Order	OpenNET NRM Installation Manual	136883
Title	No.	OpenNET NRM User's Guide	136882
iRMX Networking So 2.0 User's Guide	oftware Release 460255	OpenNET Planning and Design Guide	138444
iRMX Networking So [for iRMX-NET R	oftware Users' Guide 122323	To order Intel Literature, contact your local Intel sales office or write or call:	
iNA 960 Programme [for iNA 960 R1.1]	er's Reference Manual 122193	Intel Literature Sales	
iNA 960 Architecture [for iNA 960 R1.1]		Santa Clara, CA 95052-8130 (800) 548-4725 (200) 200 200 200 200 200 200 200 200 200	

ISBC® 186/51 COMMUNICATING COMPUTER MEMBER OF THE OpenNET™ PRODUCT FAMILY

- 6 MHz 80186 Microprocessor
- 128K Bytes of Dual-Ported RAM Expandable On-Board to 256K Bytes
- 82586 Local Area Network Coprocessor for Ethernet/IEEE 802.3 Specifications
- Two Serial Interfaces, RS-232C and RS-422A/RS-449 Compatible
- Supports Transport Layer Software (iNA 960) and Higher Layer Communications Software (such as iRMX®-NET)

- Sockets for up to 192K Bytes of JEDEC
 28 Pin Standard Memory Devices
- **Two iSBX™ Bus Connectors**
- 16M Bytes Address Range of MULTIBUS® Memory
- MULTIBUS Interface for Multimaster
 Configurations and System Expansion
- Supported by a Complete Family of Single Board Computers, Peripheral Controllers, Digital and Analog I/O, Memory, Packaging and Software

The iSBC® 186/51 COMMUNICATING COMPUTER, THE COMMputer™, is a member of Intel's OpenNET™ family of products, and supports Intel's network software. The COMMputer utilizes Intel's VLSI technology to provide an economical self-contained computer for applications in processing and local area network control. The combination of the 80186 Central Processing Unit and the 82586 Local Area Network Coprocessor makes it ideal for applications which require both communication and processing capabilities such as networked workstations, factory automation, office automation, communications servers, and many others. The CPU, Ethernet interface, serial communications interface, 128K Bytes of RAM, up to 192K Bytes of ROM, I/O ports and drivers and the MULTIBUS interface all reside on a single 6.75″ x 12.00″ printed circuit board.



280207-






Figure 1. iSBC® 186/51 Block Diagram

FUNCTIONAL DESCRIPTION

Communicating Computer

Intel's OpenNET strategy provides the user with building blocks to implement all seven layers of the International Standards Organization's (ISO) Open Systems Interconnect (OSI) model (see Figure 2.) The iSBC 186/51 is a part of the OpenNET product family. The iSBC 186/51 can host iNA 960 transport layer software to provide ISO 8073 class 4 standard protocol on IEEE 802.3 LAN. In conjunction with the transparent file access software, iRMX-NET, the iSBC 186/51 and iNA 960 provide a complete seven layer communications solution.

The iSBC 186/51 board integrates a programmable processor and communications capability onto one board, serving both computational and networking capacities as dictated by the application. The communications coprocessor (82586) aids in this task by accomplishing as much of the communications task as possible before the processor intervenes (thus reducing the overhead load of the 80186 processor).




Figure 2. iSBC® 186/51 Implementation of ISO Standard Model



The dual capabilities of the iSBC 186/51 board are useful in three types of applications: (1) as a single board communicating computer running both user applications and communications tasks; (2) as one bus master of a multiple processor board solution running a portion of the overall user application and the communications tasks; and (3) as an "intelligent bus slave" that performs communications related tasks as a peripheral processor to one or more bus masters in a communications intensive environment.

Architectures etos relicatoro tramento 88108 edit

The iSBC 186/51 board is functionally partitioned into three major sections: central computer, I/O including LAN interconnect and memory including shared dual port RAM (Figure 1).

The central computer, an 80186 CPU, provides powerful processing capability. The microprocessor, together with the on-board PROM/EPROM sites, programmable timers/counters, and programmable interrupt control provide the intelligence to manage sophisticated communications operations on-board the iSBC 186/51. The timers/counters and interrupt control are also common to the I/O area providing programmable baud rates to USARTs and prioritizing interrupts generated from the USARTs. The central computer functions are protected for access by the on-board 80186 only.

The I/O is centered around the Ethernet access provided by the 82586. All 10 Mbps CSMA/CD protocols can be supported. Included here as well are two serial interfaces, both of which are fully programmable. In support of the single board computer, two iSBX connectors are provided for further customer expansion of I/O capabilities. The I/O is under full control of the on-board CPU and is protected from access by other system bus masters. I am I A six-byte instruction queue provides prefetching of

The third major segment, dual-port RAM memory, is the key link between the 80186, the Ethernet controller, and bus masters (if any) managing the system functions. The dual-port concept allows a common block of dynamic memory to be accessed by the on-board 80186 CPU, the on-board Ethernet controller and off-board bus masters. The system program can, therefore, utilize the shared dual-port RAM to pass command and status information between the bus masters and on-board CPU and Ethernet controllers. In addition, the dual-port concept permits blocks of data transmitted or received to accummulate in the on-board shared RAM, minimizing the need for a dedicated memory board.

CENTRAL COMPUTER S DOS SOME S TO SERVE FUNCTIONALITY

Central Processing Unit

The central processor for the iSBC 186/51 is Intel's 80186 CPU. The 80186 is a high integration 16-bit microprocessor. It combines several of the most common system components onto the chip (i.e., Direct Memory Access, Interval Timers, Clock generator, and Programmable Interrupt Controller). The CPU architecture includes four 16-bit Byte addressable data registers, two 16-bit index registers and two 16-bit memory base pointer registers. These are accessible by a total of 24 operand addressing modes for (1) comprehensive memory addressing, and (2) support of the data structures required for today's structured, high level languages-as well as assembly language. The end of lateocetic s as be at request source. The factory default configuration for

Instruction Set

The 80186 instruction set is a superset of the 8086. It maintains object code compatibility while adding 10 new instructions to the existing 8086 instruction set. The 80186 retains the variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulations. Added instructions include: Block I/O, Enter and Leave subroutines, Push Immediate, Multiply Quick, Array Bounds Checking, Shift and Rotate by Immediate, and Pop and Push All.

Architectural Features

sequential instructions and can reduce the 1000 ns minimum instruction cycle to 333 ns for gueued instructions. The stack oriented architecture readily supports modular programming by facilitating fast, simple intermodule communication, and other programming constructs needed for asynchronous realtime systems. Using a windowing technique and external logic, the full 16M Bytes addressing range of the IEEE-796 MULTIBUS Standard is available to the user. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K



Bytes at a time and activation of a specific register is controlled both explicitly by program control, and implicitly by specific functions and instructions. A flag byte signaling mechanism aids in creating an interprocessor communication scheme. This includes (1) the ability to set/reset interrupts with MULTIBUS commands and (2) board reset.

Programmable Timers

The 80186 provides three internal 16-bit programmable timers. Two of these are highly flexible and are connected to four external pins (two per timer). They can be used to count external events, time external events, generate nonrepetitive waveforms, etc. The third timer is not connected to any external pins, and is useful for real-time coding and time delay applications. In addition, this third timer can be used as a prescaler to the other two, or as a DMA request source. The factory default configuration for timer 0 is baud rate generator.

The 80130-6 provides three more programmable timers. One is a factory default baud rate generator and outputs an 8254 compatible square wave to the RS232 Channel B. The other two timers are assigned to the use of the Operating System and should not be altered by the user.

The system software configures each timer independently to select the desired function. Examples of available functions are shown in Table 1. The contents of each counter may be read at any time during system operation.

Interrupt Capability amoned tada "evals and

The iSBC 186/51 has two programmable interrupt controllers (PICs): one in the 80186 component and one in the 80130-6 component. In the iRMX mode, the 80186 interrupt controller acts as a slave to the 80130-6. The 80186 interrupt controller in this mode uses all of its external interrupt pins. It therefore services only internally generated interrupts (i.e., three timers, two DMA channels). The 80130-6 interrupt controller operates in the master mode and has eight prioritized inputs that can be programmed either edge or level sensitive.

The iSBC 186/51 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 80186 CPU. This interrupt is typically used for signaling catastrophic events (e.g., power failure). The Programmable Interrupt Controllers (PIC) provide control and vectoring for the next eight interrupt levels. As shown in Table 2, a selection of four priority proc-

Table 1. 80186 Programmable Timer Functions

Function	he I/O is centered around the Ethern noitareqO - structions include: Black I/O.		
Interrupt on Terminal Count	When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.		
Programmable One-Shot	Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.		
Rate Generator	Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.		
Square-Wave Rate Generator	Output will remain high until ½ the count has been completed, and go low for the other half of the count.		
Software Triggered Strobe	Output remains high until software loads count (N). N periods after count is loaded, output goes low for one input clock period.		
Hardware Triggered Strobe	Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.		
Event Counter	On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counter "window" has been enabled or an interrupt may be generated after N events occur in the system.		



essing modes is available for use in designing request processing configurations to match system requirements for efficient interrupt servicing with minimal latencies. Operating modes and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from all on-board I/O resources and from the MULTIBUS system bus. The PIC then resolves requests according to the selected mode and, if appropriate, issues an interrupt to the CPU.

Interrupt Request Generation

iSBC 186/51 Interrupt Service requests may originate from 25 sources. Table 3 contains a list of devices and functions supported by interrupts. All interrupts are jumper configurable with either suitcase or wire wrap to the desired interrupt request level.

I/O FUNCTIONALITY

Local Area Network Coprocessor

The 82586 is a local communications controller designed to relieve the 80186 of many of the tasks associated with controlling a local network. The 82586 provides most of the functions normally associated with the data link and physical link layers of a local network architecture. In particular, it performs framing (frame boundary delineation, addressing, and bit error detection), link management, and data modulation. It also supports a network management interface.

The 80186 and the 82586 communicate entirely through a shared memory space. To the user, the 82586 appears as two independent but communicat-

Table 2. iSBC® 186/51 Programmable Interrupt Modes

Mode	Operation Interrupt request line priorities fixed at 0 as highest, 7 as lowest		
Fully Nested			
Special Fully Nested	Allows multiple interrupts from slave PICs to the master PIC. Used in the cas cascading where the priority has to be conserved within each slave		
Specific Priority	System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment		
Polled	System software examines priority-encoded system interrupt status via interrupt status register		

Table 3. Interrupt Request Sources


Device	Function	Number of Interrupts
MULTIBUS® Interface	Requests from MULTIBUS resident peripherals or other CPU	2
8274	Transmit buffer empty, receive buffer full and channel errors	8
Internal 80186 PIC	Timer 0, 1, 2 outputs (function determined by timer mode) and 2 DMA channel interrupts	5
82586	Communications processor needs attention	1
Flag Byte Interrupt	Flag byte interrupt set by MULTIBUS master	. 1
Systick	80130-6, iRMX® system timer	1
Edge to Level Trigger	Converts EDGE interrupts to level interrupts	1
iSBX® Connectors MULTIMODULE®	Function determined by iSBX	4 (2 per iSBX connector)
Bus Fail Safe Timer	Indicates addressed MULTIBUS resident device has not responded to command within 6 ms	1
OR-Gate Matrix	Outputs of OR-gates on-board for multiple interrupts	1


intel

ing units: the Command Unit (CU) and the Receive Unit (RU). The CU executes the commands given by the 80186 to the 82586. The RU handles all activities related to packet reception, address recognition, CRC checking, etc. The two are controlled and monitored by the CPU via a shared memory structure called the System Control Block (SCB). Commands for the CU and RU are placed into the SCB by the host processor. Status information is placed into the SCB by the CU and RU (via the CU). The Channel Attention and Interrupt lines are used by the CPU and the 82586 to get the other to look into the SCB. See Figure 3. The 82586 features a high level diagnostic or maintenance capability. It automatically gathers statistics on CRC errors, frame alignment

reception resources. In addition, the user can output the status of all internal registers to facilitate system design.

Upon initialization, the 82586 obtains the address of its System Control Block through the Initialization Root which begins at location 0FFFFF6H. See Figure 4. The SCB contains control commands, status register, pointers to the Command Block List (CBL) and Receive Frame Area (RFA), and tallies for CRC, Alignment, DMA Overrun and No Resource errors. Through the SCB, the 82586 is able to provide status and error counts for the 8086, execute "programs" contained in the CBL and receive incoming frames in the Receive Frame Area (RFA).





Serial I/O abrand talest DBS early of gu awol

Two programmable communications interfaces using the Intel 8274 Multi-Protocol Serial Controller (MPSC) are contained on the iSBC 186/51. Two independent software selectable BAUD rate generators provide the channels with all the common communications frequencies. The mode of operation (for example, Asynchronous, Byte Synchronous or Bisynchronous protocols), data format, control character format, parity, and baud rate are all under program control. The 8274 provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the MSPC. The iSBC 186/51 supports operation in the polled, interrupt and DMA driven interfaces through jumper options. The board is delivered previously configured with channel A in RS-422/RS-449. Channel B in RS-232C. Channel A may be configured to support RS-232C. and no two influenced at

ISBXTM MULTIMODULETM **On-Board Expansion**

Two 8/16-bit iSBX MULTIMODULE connectors are provided in the iSBC 186/51 microcomputer. Through these connectors, additional on-board I/O functions may be added. iSBX MULTIMODULE boards optimally support functions provided by VLSI peripheral components such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks), and other custom interfaces to meet specific needs. By mounting directly on the single board computer. less interface logic, less power, simpler packaging. higher performance, and lower cost results when compared to other alternatives such as MULTIBUS form factor compatible boards. The iSBX connectors on the iSBC 186/51 boards provide all signals necessary to interface to the local on-board bus, including 16 data lines for maximum data transfer rates.



iSBC MULTIMODULE boards designed with 8-bit data paths and using the 8-bit iSBX connector are also supported on the iSBC 186/51 microcomputers. A broad range of iSBX MULTIMODULE options are available in this family from Intel. Custom iSBX modules may also be designed for use on the iSBC 186/51 boards. An iSBX bus interface specification and iSBX connectors are available from Intel.

MEMORY FUNCTIONALITY

RAM Capabilities

The iSBC 186/51 COMMputer board contains 128K Bytes of dual-port dynamic RAM. The on-board RAM may be expanded to 256K Bytes with the iSBC 304 MULTIMODULE board mounted onto the iSBC 186/51 board. The dual-port controller allows access to the on-board RAM (including RAM MULTI-MODULE options) from the iSBC 186/51 board and from any other MULTIBUS master via the system bus. Segments of on-board RAM may be configured as a private resource, protected from MULTIBUS system access. The amount of memory allocated as a private resource may be configured in increments of 25% of the total on-board memory ranging from 0% to 100% (optional RAM MULTIMODULE board doubles the increment size). These features allow the multiprocessor systems to establish local memory for each processor and shared system memory configurations where the total system memory size (including local on-board memory) can exceed one megabyte without addressing conflicts.

Universal Memory Sites for Local Memory

Six 28-pin sockets are provided for the use of Intel's 2732, 2764, 27128, 27256 EPROMs and their respective ROMs. When using the 27256s, the onboard EPROM capacity is 192K Bytes. Other JEDEC standard pinout devices are also supported, including byte-wide static RAMs and iRAMs.

MULTIBUS® SYSTEM BUS AND MULTIMASTER CAPABILITIES

Overview a nous savifaments rento of bensamoo

The MULTIBUS system bus is Intel's industry standard microcomputer bus structure. Both 8- and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data

lines. In its simplest application, the MULTIBUS system bus allows expansion of functions already contained on a single board computer (e.g., memory and digital I/O). However, the MULTIBUS structure also allows very powerful distributed processing configurations with multiple processors and intelligent slave I/O, and peripheral boards capable of solving the most demanding microcomputer applications. The MULTIBUS system bus is supported with a broad array of board level products, LSI interface components, detailed published specifications and application notes.

Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. Memory may be expanded by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be added with digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers, or hard disk controllers. Modular expandable backplanes and cardcages are available to support multiboard systems.

Multimaster Capabilities

For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPU's and/or controllers logically sharing system tasks through communication of the system bus), the iSBC 186/51 boards provide full MULTI-BUS arbitration control logic. This control logic allows up to three iSBC 186/51 boards or other bus master, including iSBC 80XX family MULTIBUS compatible 8-bit single board computers, to share the system bus using a serial (daisy chain) priority scheme. This allows up to 16 masters to share the MULTIBUS system bus with an external parallel priority decoder. In addition to the multiprocessing configurations made possible with multimaster capability, it also provides a very efficient mechanism for all forms of DMA (Direct Memory Access) transfers.

MISCELLANEOUS FUNCTIONALITY

Power-Fail Control and Auxiliary Power

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the



protection of RAM contents during system powerdown sequences. An auxiliary power bus is also provided to allow separate power to RAM for systems requiring battery back-up of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

System Development Capabilities

The development cycle of iSBC 186/51 products can be significantly reduced and simplified by using either the System 3XX or the Intellec Series Microcomputer Development Systems. The Assembler, Locating Linker, Library Manager, Text Editor and System Monitor are all supported by the ISIS-II disk-based operating system. To facilitate conversion of the 8080A/8085A assembly language programs to run on the iSBC 186/51 boards, CONV-86 is available under the ISIS-II operating system.

In-Circuit Emulator

The Integrated Instrumentation In-Circuit Emulator (I²ICE) provides the necessary link between the software development environment provided by the Intellec system and the "target" iSBC 186/51 execution system. In addition to providing the mechanism for loading excutable code and data into the iSBC 186/51 boards, the I²ICE-186 provides a sophisticated command set to assist in debugging software and final integration of the user hardware and software.

PL/M-86 and C-86

PL/M-86 provides the capability to program in algorithmic language and eliminates the need to manage register usage or allocate memory while still allowing explicit control of the system's resources when needed. C-86 is especially appropriate in applications requiring portability and code density. FORTRAN 86 and PASCAL 86 are also available on Intellec or 3XX systems.

Run-Time Support

The iRMX 86 Operating System is a highly functional operating system with a very rich set of features and options based on an object-oriented architecture. In addition to being modular and configurable, functions beyond the nucleus include a sophisticated file management and I/O system, and a powerful human interface.

SPECIFICATIONS oldermanporq own-lanes

Connectors allow use of up to 2 single-wiesis and

Instruction: 8, 16, 24, or 32 bits Data: 8, 16 bits

System Clock

6.00 MHz ± 0.1%

Cycle Time de anatomano tid 8-3 - augmontante A

Basic Instruction Cycle

6 MHz-1000 ns

333 ns (assumes instruction in the queue)

NOTE:

Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles.)

Memory Capacity/Addressing

Six Universal Memory Sites support JEDEC 24/28 pin EPROM, PROM, iRAM and static RAM.

Example for EPROM:

	Control of the Contro	
Device	Total Capacity	Address Range
2732	24K Bytes	F8000-FFFFFH
2764	48K Bytes	F0000-FFFFFH
27128	96K Bytes	E0000-FFFFFH
27256	192K Bytes	C0000-FFFFFH





Board Total Capacity Address Range iSBC 186/51 128K Bytes 0-1FFFFH

With MULTIMODULETM RAM

Board Total Capacity Address Range iSBC 304 256K Bytes 0-3FFFFH

I/O Capacity

Serial—two programmable channels using one 8274. iSBX MULTIMODULE—two 8/16-bit iSBX connectors allow use of up to 2 single-wide modules or 1 single-wide module and 1 double-wide iSBX module.

Serial Communications Characteristics

Synchronous — 5-8 bit characters; internal or external character synchronization; automatic sync insertion

Asynchronous — 5-8 bit characters; break character after generation; 1, ½, or 2 stop bits; false start bit detection

Baud Rates of british streeting MAR to noticelorg

Frequency (KHz) (S/W Selectable)	Baud Rate (Hz)			
	Synchronous	Asynchronous		
	÷1	÷16 ÷64		
153.6	Smerac'i Trimera	9600	2400	
76.8	0.5 (5,000) 5	4800	1200	
38.4	38,400	2400	600	
19.2	19,200	1200	300	
9.6	9,600	600	150	
4.8	4,800	300	75	
2.4	2,400	150	0808-8	
1.76	1,760	110	2400	

NOTE:

Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (80186 timer 0 and 80130 baud timer).

Timers ebivora treamonivae trempoleveb elewitos

Input Frequencies of nombbs of metays nomb

Reference 1.5 MHz $\pm 0.1\%$ (0.5 μ s period nominal) Event Rate: 1.5 MHz max.

80186 Output Frequencies/Timing Intervals

SANS Function que es	Single Timer/Counter		Dual (Cascaded) Timer/Counter	
and static FAM.	Min	Max -opin	i mangorimin dilidagac	ent cobi Max 88-M/LIS
Real-Time Interrupt	667 ns	43.69 ms	a lite a 667 ns mam et	47.72 minutes
Programmable One-Shot	1000 ns	43.69 ms	1000 ns	47.72 minutes
Rate Generator	22.889 Hz	1.5 MHz	0.0003492 Hz	and 1.5 MHz
Square-Wave Rate Generator	22.889 Hz	1.5 MHz	0.0003492 Hz	1.5 MHz
Software Triggered Strobe	1000 ns	43.69 ms	1000 ns	47.72 minutes
Event Counter		1.5 MHz		





Interfaces

Ordering Information Ethernet— IEEE 802.3 compatible MULTIBUS® — IEEE 796 compatible MULTIBUS®- Master D16 M24 I16 V0 EL Compliance

iSBX™ Bus—IEEE P959 compatible

Serial I/O-RS-232C compatible, configurable as a data set or data terminal, RS-422A/ vanuals may be ordered from eRS-449.

Connectors

Interface	Double-Sided Pins	Centers (in.)	Mating Connectors
Ethernet	10	0.1	AMP87531-5
MULTIBUS SYSTEM	86 (P1)	0.156	Viking 3KH43/9AMK12 Wire Wrap
	60 (P2)	0.1	Viking 3KH30/9JNK
iSBX Bus 8-Bit Data	36	0.1	iSBX 960-5
16-Bit Data	44	0.1	iSBX 960-5
Serial I/O	26	0.1	3M 3452-0001 Flat or AMP88106-1 Flat

Physical Characteristics

Width: 12.00 in. (30.48 cm) Height: 6.75 in. (17.15 cm) Depth: 0.70 in. (1.78 cm) Weight: 18.7 ounces (531 g.)

Environmental Characteristics

Operating Temperature: 0°C to 55°C

Relative Humidity: 10% to 90% (without condensa-

tion)

Electrical Characteristics

DC Power Supply Requirements

Configuration	Maximum Current (All Voltages ± 5%)		
	+5	+12	-12
SBC 186/51 as shipped:			
Board Total	7.45A	40 mA	40 mA
With separate battery back-up	6.30A	40 mA	40 mA
Battery back-up	1.15A	_	_
With SBC-304 Memory Module Installed:			
Board Total	7.55A	40 mA	40 mA
With separate battery back-up	6.30A	40 mA	40 mA
Battery back-up	1.25A		<u>`</u>

^{1.} Add 150 mA to 5V current for each device installed in the 6 available Universal Memory Sites.

^{2.} Add 500 mA to 12V current if Ethernet transceiver is connected.

^{3.} Add additional currents for any SBX modules installed.



lami

Reference Manual

122330-001—iSBC 186/51 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

Ordering Information

Part Number Description

SBC 186/51 Communicating Computer Compute

Connectors

amorria 55051.			
Mating	Centers (in.)	Double-Sided Pins	interface
AMP87531-5	0.1		Ethemat
Viking 3KH43/9AMK12 Vire Wrap	0.166	(19) 86	
Viking BKH30/9JNK	1.0	60 (P2)	
ISBX 960-5	0.1	88	
88X 960-5		44	
9M 3452-0001 Flat or AMP88106—1 Flat	7.0		

Environmental Characteristics

Operating Temperature: 0°C to 55°C

Relative Humidity 10% to 90% (without condensation) Physical Characteristics

Vidth: 12,00 in. (30.48 cm) Height: 8.75 in. (17.15 cm) Depth: 0.70 in. (1.78 cm)

Electrical Characteristics

-SETTON

3. Add additional currents for any SBX modules installed.

Add 150 mA to 5V oursent for each device installed in the 6 available Universal Memory Shas.
 Add 500 mA to 12V oursent if Ethernet transceiver is connected.


iSBC® 186/530 MULTIBUS® II ETHERNET (IEEE 802.3) COMMUNICATIONS ENGINE

- Provides ETHERNET (IEEE 802.3)
 Compatible Networking Capability for all MULTIBUS® II Systems
- High Integration 8 MHz 80186
 Microprocessor
- 256K Bytes DRAM Provided, with Sockets to Expand to 512K Bytes DRAM On-Board
- MULTIBUS II IPSB (Parallel System Bus) Interface with Full Message Passing Capability
- Host Operating System Independent

- Four 28-Pin JEDEC Sites, Expandable to 8 Sites with ISBC® 341

 MULTIMODULE™ for a Maximum of 512K Bytes EPROM
- Provides one RS232C Serial Port for Use in Debug and Testing
- MULTIBUS II Interconnect Space for Software Configurability and Diagnostics
- Resident Firmware to Support Built-in-Self-Test (BIST) Power-up Diagnostics, and Host-To-Controller Software Download

The iSBC® 186/530 MULTIBUS® II ETHERNET (IEEE 802.3) Communications Engine is a dedicated ETHERNET communications front-end processor implementing the full, high performance message passing interface of the MULTIBUS II (iPSB) Parallel System Bus. This iSBC board combines an 8 MHz 80186 16-bit microprocessor, an 82586 Local Area Network Coprocessor, an Ethernet Serial Interface component, up to 512K bytes of DRAM, four 28-pin JEDEC sites, and one RS232C serial port on a single 220 mm × 233 mm (8.7 in. × 9.2 in.) Eurocard printed circuit board. Acting as a communications engine, the iSBC 186/530 board off-loads the host CPU(s) in a MULTIBUS II system from managing and executing Ethernet LAN communications tasks. The main advantage of the communications engine concept is the ability to add IEEE 802.3 networking capability to a MULTIBUS II system without requiring a major design effort. The features of the board create a flexible, intelligent communications controller capable of supporting off-the-shelf or custom configurations on IEEE 802.3 LANs.





FUNCTIONAL DESCRIPTION

e Four 28-Pin JEDEC Shee, ExpweivreyO

The iSBC 186/530 MULTIBUS II ETHERNET Communications Engine is a powerful IEEE 802.3 LAN communications sub-system specifically designed to operate in and support message-based, multiprocessor system configurations being implemented on the MULTIBUS II architecture. The board's on-board CPU, an 8 MHz 80186 microprocessor, provides significant intelligence to off-load and distribute the LAN communications functions away from one or all of a system's processor boards.

The iSBC 186/530 board was designed as a dedicated ETHERNET LAN front-end processor to enable the OEM to connect MULTIBUS II-based systems with different operating systems to the same network.

ARCHITECTURE

The iSBC 186/530 board supports the full iPSB bus interface functions of data and interrupt message passing, interconnect space, memory space, and I/O references. This board supports both requestor and replier functions as described in the MULTIBUS II Architecture Specification Handbook (#146077, Rev. C). The board consists of six major subsystem areas: Processor, ETHERNET I/O, Memory, General I/O, iPSB bus Interface, and Interconnect (See Figure 1).

Processor Subsystem

80186 PROCESSOR

The central processor unit on the iSBC 186/530 board is Intel's 16-bit 8 MHz 80186 microprocessor.




Figure 1. iSBC® 186/530 Board Functional Block Diagram

intel

The highly integrated 80186 CPU combines several system components onto a single chip (i.e., two Direct Memory Access lines, three Interval Timers, Clock Generator, and Programmable Interrupt Controller). The 80186 instruction set is a superset of the 8086 and maintains object code compatibility while adding additional instructions. This high performance component provides the intelligent interface between engine and host processor(s) and manages the board's LAN communications capability. Refer to the Microsystem Components Handbook, Order Number 230843-00X, for more detailed information on the hardware operation and requirements of the 80186 microprocessor component.

DIRECT MEMORY ACCESS (DMA) FUNCTION

The iSBC 186/530 board uses the 80186 microprocessor to provide two DMA channels for DMA support of the iPSB bus interface, the MPC Message Passing Coprocessor chip (See Table 1).

Table 1. iSBC® 186/530 Board DMA Channel Allocation

DMA Configuration (80186)		
80186	Local Bus Resource	
DMA Channel 0	Output DMA to MPC	
DMA Channel 1	Input DMA from MPC	
	(Message Passing Coprocessor)	

ETHERNET I/O Subsystem

The ETHERNET interface on the iSBC 186/530 board is implemented by the 82586 LAN Coprocessor and the Ethernet Serial Interface component. Data is transferred between the on-board memory of the iSBC 186/530 board and the 82586 controller by 82586 initiated DMA. The 82586 initiates the DMA cycles by activating the HOLD signal to the 80186 processor. The DMA cycle begins when the 80186 processor activates the HOLD ACKNOWLEDGE signal.

The 82586 component provides most of the functions normally associated with the data link and physical link layers of a local network architecture (See Figure 2). In particular, it performs framing (frame boundary delineation, addressing, and bit error detection), link management, and data modulation. It also supports a network management interface.

The Ethernet Serial Interface component performs Manchester encoding and decoding of the transmit and receive frames. It also provides the electrical interface to the Ethernet transceiver cable. Both chips support a loop-back function. The pin assignments for the Ethernet connector are shown in Table 2.




Figure 2. ISO Layered Model and the iSBC® 186/530 Board

Table 2. ETHERNET Connector, Pin Assignments

A SANCTANCE OF				
Pin	Description	Pin	Description	
1	Shield	9	Collision (-)	
2	Collision (+)	10	Transmit (-)	
3	Transmit (+)	11	Reserved	
4	Reserved	12	Receive (-)	
5	5 Receive (+) 13		Power	
6	Power Return	14	Reserved	
7 4	Reserved	15	Reserved	
8	Reserved			

Each iSBC 186/530 board is manufactured with a unique default 48-bit Ethernet network address



stored in an address PROM. This address PROM is protected by checksum and can be read by utilizing the on-board I/O space. The 82586 component can be programmed to have this or any other Ethernet address.

80186/82586 COMMUNICATION

The 80186 and the 82586 communicate entirely through a shared memory space. To the user, the 82586 appears as two independent but communicating units: the Command Unit (CU) and the Receive Unit (RU). The CU executes the commands given by the 80186 to the 82586. The RU handles all activities related to packet reception, address recognition, CRC checking, etc. The two are controlled and monitored by the CPU via a shared memory structure called the System Control Block (SCB). Commands for the CU and RU are placed into the SCB by the host processor. Status information is placed into the SCB by the CU and RU (via the CU). The Channel

Attention and Interrupt lines are used by the CPU and the 82586 to get the other to look into the SCB (See Figure 3).

The 82586 features a high level diagnostic or maintenance capability. It automatically gathers statistics on CRC errors, frame alignment errors, overrun errors, and frames lost due to lack of reception resources. In addition, the user can output the status of all internal registers to assist in system design.

Upon initialization, the 82586 obtains the address of its System Control Block through the Initialization Root which begins at location 0FFFFF6H (See Figure 4). The SCB contains control commands, status register, pointers to the Command Block List (CBL) and Receive Frame Area (RFA), and tallies for CRC, Alignment, DMA Overrun, and No Resource errors. Through the SCB, the 82586 is able to provide status and error counts for the 80186, execute "programs" contained in the CBL and receive incoming frames in the Receive Frame Area (RFA).




Figure 3. System Overview






Figure 4. 82586 Memory Structures

Memory Subsystem

The iSBC 186/530 board's on-board memory subsystem consists of a large DRAM array and a set of ROM/EPROM memory sites. Access to the on-board memory subsystem resources, as well as off-board iPSB bus access, is accomplished by observing the iSBC 186/530 board memory map (See Figure 5). The mapping occurs within the 1 megabyte memory space of the 80186 microprocessor, and is split into three main areas: DRAM reserved, iPSB window, and EPROM reserved. The first 0 to 512K bytes is always reserved for local DRAM, the next 128K or 256K bytes (or up to 768K) is the iPSB window, and the remaining 384K or 256K byte area is reserved for local EPROM. The iPSB window maps a 128K or 256K byte memory area into the 4 gigabyte global physical address range of the MULTIBUS II iPSB bus. This window is programmable and allows the 80186 processor to access the complete 4 gigabyte memory space of the iPSB bus.

The board's memory map also supports a 64K byte access window for I/O space between local and

iPSB bus access. The 64K bytes of local I/O space is mapped 1-to-1 to the iPSB bus' 64K byte I/O space. The upper 32K bytes access the iPSB bus I/O space, and the lower 32K bytes are reserved for local on-board I/O.

tewood (TSIS) teeT-MeS-nl-thuB and any 280269-5

DRAM CAPABILITIES

The iSBC 186/530 board comes standard with a 256K byte DRAM memory array on-board. Eight additional 18-pin sockets are provided to the OEM for expanding the DRAM array to 512K bytes.

EPROM MEMORY

A total of four 28-pin JEDC universal sites reside on the iSBC 186/530 board. These sockets support addition of byte-wide ROM and EPROM devices in densites from 8K bytes (2764) to 64K bytes (27512) per device. Two of the four sockets contain a pair of 27128 EPROM devices installed at the factory. These devices contain 32K bytes of firmware provi-






Figure 5. iSBC® 186/530 Board Memory Map Diagram

ded to execute the Built-In-Self-Test (BIST) power-up diagnostics routine, EPROM devices installed at the factory. These devices contain 32K bytes of firmware provided to execute the Built-In-Self-Test (BIST) power-up diagnostics routine. The remaining two sockets allow the user to add either two ROM/EPROM devices or an iSBC 341 256K byte EPROM MULTIMODULETM board for a maximum of 512K bytes of ROM/EPROM on-board.

General I/O Subsystem

The I/O subsystem provides timers, interrupt control and an RS232C serial port for debug and test.

PROGRAMMABLE TIMERS AND INTERRUPT CONTROL

The board's 80186 microprocessor provides three independent, fully programmable 16-bit interval timers/event counters and an interrupt controller.

The 80186 interrupt controller is configured in the "fully nested mode," and supports five external interrupt sources via five dedicated pins provided on the 80186. All five pins are used as interrupt requests from other hardware on-board (See Table 3).

Table 3. External Interrupt Sources

Interrupt	Vector Type	Vector Location	Default Priority	See and More Function and because
NMI	2	00008 H	Nari o	Reset stake pin
INTO	12	00030 H	6	Interrupt from the Ethernet Controller
INT1	13	00034 H	710081	Message Interrupt from the MPC (MINT
INT2	14	00048 H	8	Error Interrupt from the MPC (EINT)
INT3	15	0004C H	9 88	Interrupt from the 8031 Interconnect Controller



RS232C SERIAL PORT

There is a simple RS232C serial port provided on the iSBC 186/530 board for use in debug and test. The serial interface is derived from the 8031 serial interface port. Only the Receive Data (RD) and Transmit Data (TD) lines are supported, connected to a 25-pin connector on the front panel. The pin assignments for the 25-pin connector are shown in Table 4.

Table 4. Serial Interface Connector,
Pin Assignments

Pin	RS232CFunction	Pin	RS232C Function
1	Shield	14	Not used
2	? Transmit Data (T×D)		Not used
3	Receive Data (R×D)	16	Not used
4	Not Used	17	Not Used
5	Not Used	18	Not Used
6	Not Used	19	Not Used
7	Signal Ground (0V)	20	Not Used
8	Not Used	21	Not Used
9	Not Used	22	Not Used
10	Not Used	23	Not Used
11	Not Used	24	Not Used
12	Not Used	25	Not Used
13	Not Used	M	

iPSB Bus Interface Subsystem

This subsystem's main component is the MPC Message Passing Coprocessor chip. Subsystem services provided by the MPC bus interface component includes full message, memory, I/O, and intercon-

nect access to the iPSB bus by the 80186 and 82586 processors.

The single-chip Message Passing Coprocessor is a highly integrated CMOS device implementing the full message passing protocol and performing all the arbitration, transfer, and exception cycle protocols specified in the MULTIBUS II Architecture Specification Handbook, Rev. C., Order Number 146077.

Interconnect Subsystem

MULTIBUS II interconnect space is a standardized set of read-only and software configurable registers designed to hold and control board configuration information, and communicate system and board level diagnostics and testing information. Interconnect space is implemented with an 8031 microcontroller and the MPC silicon resident on the iSBC 186/530 board.

The read-only registers store information such as, board type, vendor I.D., firmware rev. level, etc. The software configurable registers are used for autosoftware configurability and remote/local diagnostics and testing. For example, a software monitor can be used to dynamically change bus memory sizes, enable on-board resources such as memory, read if the PROM devices are installed, or access results of Built-In-Self-Tests and other diagnostics.

Most options on the iSBC 186/530 board are controlled by interconnect space. In addition, many of the interconnect registers on the board perform functions traditionally done by jumper stakes. Other interconnect registers provide status information allowing system software to determine configuration status.




Figure 6. Download Routine



Firmware Capability

HOST/CONTROLLER SOFTWARE DOWNLOAD ROUTINE

Resident in ROM on this controller is a host-to-controller software download routine to support the downloading of communication firmware into the iSBC 186/530 board. This loader adheres to the MULTIBUS II Download Protocol and responds to commands issued by software running on a host CPU board. The host CPU passes these commands to the loader via registers defined in the board's interconnect space. A download function, a commence execution function, and an examine local memory function are all provided in the routine. Data transfers are supported by both shared memory systems and message based systems. The top 1K of DRAM on the board is reserved for the exclusive use of the download program. Host CPUs must not overwrite this area with download commands.

Software on the host is responsible for accessing the iSBC 186/530 board's firmware on disk or from ROM visible to the host and translating it into linear sequences of bytes suitable for downloading (See Figure 6). After downloading the firmware, the host issues a command for the loader routine on the controller to begin execution of the download software.

Built-In-Self-Test Diagnostics

On-board initialization checks and built-in-self-test (BIST) diagnostics are implemented using the 8031 microcontroller and the 80186 microprocessor. On-board tests included in the BIST package are: DRAM, EPROM, 80186, 82586, 8031, and MPC. These tests are performed by the 80186 microprocessor.

Additional activities performed include a Reset Operating System initialization at power-up and a program table check, a feature allowing users to add custom code in EPROM while still maintaining full use of the facory supplied BISTs. Immediately after power-up and the 8031 microprocessor is initialized, the 80186 microprocessor begins its own initialization and on-board diagnostics. Upon successful completion of these activities, the Reset Operation System invokes the user-defined program table. A check is made of the program table and the custom programs that the user has defined for his application will then execute sequentially.

The BIST package provides a valuable testing, error reporting and recovery capability of MULTIBUS II boards enabling OEMs to reduce overall system manufacturing and maintenance costs. An LED on the board's front panel indicates the status of power-up diagnostics. It is on when BIST diagnostics start running and is turned off upon successful completion of the BISTs.

Table 4. Sorial Interface Co

SPECIFICATIONS

Word Size

Instruction—8-, 16-, 24-, or 32-bits
Data—8-, or 16-bits

System Clock

CPU-8.0 MHz

Cycle Time

Basic Instruction—8.0 MHz—375 ns; 250 ns (assumes instruction in queue)

NOTE:

Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles).

Memory Capacity

Local Memory

DRAM—256K bytes on-board (64K x 4-bit devices). 8 sockets provided to support additional 256K bytes

EPROM—Number of sockets—four 28-pin JEDEC sites

EPROM	Device Size (Bytes)	Maximum Memory Capacity
2764	8K	32K bytes
27128	16K	64K bytes
27256	32K	128K bytes
27512	64K	256K bytes

**EPROM expansion to up to a maximum of 512K bytes is achieved via attachment of the iSBC 341 EPROM (256K byte) MULTIMODULE board.



I/O Capability

ETHERNET (IEEE 802.3)- One ETHERNET channel. Uses 15-pin connector, 82586 LAN Coprocessor and an Ethernet Serial Interface component

RS232C-only Serial Port— Simple serial port. RS232C, driven off 8031 microcontroller serial port interface; used for debug and test

Timers— Three programmable timers on the 80186 microprocessor

Input Frequencies- Frequencies supplied by the internal 80186 16 MHz crystal

Interrupt Capability

Potential Interrupt Sources from iPSB Bus- 255 individual and 1 Broadcast

Interrupt Levels - 5 interrupt sources using 80186 Interrupt Controller

Interrupt Requests — All levels TTL compatible

Eurocard Form Factor

Depth - 220mm (8.7 inches)

Height — 233mm (9.2 inches)

Front Panel Width — 20mm (0.784 inches)

Weight - 743 g (26 ounces)

Environmental Characteristics

Temperature: Inlet air at 200 LFM airflow

over all boards

(non-operating) -40°C to +70°C

0C° to +55°C

(operating) Humidity

(non-operating)

95% Relative Humidity @

+55°C, non-condensing

(operating) 95% Relative Humidity @

+55°C, non-condensing

Electrical Characteristics

The maximum power required per voltage is shown below. These numbers do not include the power required by the optional memory devices or expansion

Voltage (volts)	Max. Current (amps)	Max. Power (watts)
+5V	6.5A	34.13W
+12V	50 mA	0.06W
-12V	50 mA	0.06W

Reference Manuals

iSBC 186/530 ETHERNET (IEEE 802.3) Communications Engine User's Guide 149226-001

Intel MULTIBUS II Architecture Specification Handbook 146007

Reference manuals may be ordered from any Intel Sales Representative, Distribution Office, or from the Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

ORDERING INFORMATION

Part Number

Description Manager at Muses of T

iSBC 186/530

MULTIBUS II ETHERNET (IEEE 802.3) Communication Engine




ISBC® 552A AND ISXM™ 552A IEEE 802.3 COMPATIBLE COMMUNICATIONS ENGINE PRODUCTS MEMBER OF THE OPENNET™ PRODUCT FAMILY

- Provides High-Performance Network Front-End Processing for All MULTIBUS® I Systems Regardless of the Operating System of the Host
 - Intelligent Controller with an 8 MHz
 80186 Processor and 256K of DRAM
 Memory
 - IEEE 802.3 Network Port Driven by the 82586 LAN Coprocessor
- Can Execute On-Board the Intel iNA 960/961 Software, an Implementation of Industry Standard ISO 8073 Transport and ISO 8473 Network Protocols
- Resident Network Software Can be Down-Loaded Over the Bus or the LAN

- On-Board Diagnostic and Boot Firmware
- Supported by XNX-NET and RMX-NET Network File Service Software Products
- Available in Two Versions
- iSBC 552A is a Flexible, Intelligent
 Communications Controller for IEEE
 802.3 LANs
 - iSXM™ 552A is a Preconfigured
 Controller for Executing iNA 961
 Transport and Network Software as
 a Fully Qualified System Extension
 Module for the System 310 Family
 Products

The iSBC 552A and iSXM 552A COMMengine products are designed for communications front end processor applications connecting MULTIBUS I systems onto IEEE 802.3 compatible LANs. COMMengines are dedicated to the communications tasks within a system allowing the host to spend more time processing user applications. A major advantage of COMMengines is that they can be used to network existing systems and established designs without forcing the redesign of the entire system architecture.

The iSBC and iSXM 552A boards can be used with any operating system because they require only a high level interface to communicate with the host (eg. transport commands in the case of the iSXM 552A board). The result is a powerful system building block which enables the OEM to network MULTIBUS I based systems with different operating systems. Applications for the 552A products include networked multiuser XENIX 286 based systems for the office and laboratory, iRMX-based systems for real-time applications, or many other system applications.



280385-1



THE ISBC® BOARD vs THE ISXM™ BOARD

The iSBC 552A version is a board that offers the hardware necessary for the user to construct an IEEE 802.3 front-end processor for custom requirements. The Intel iNA 960 ISO standard transport and network software can be configured and optimized to run on the iSBC 552A board.

The iSXM 552A version is a product that is preconfigured for Intel's family of System 310 products, includes the necessary internal system cabling, and is fully qualified to run in System 310 products. The iSXM 552A board supports the iNA 961 ISO standard transport and network software with no configuration activities required of the customer. iSXM 552A board customers receive the iNA 961 software through a separate purchase of a software license.

ARCHITECTURE DESCRIPTION




Figure 1. iSBC®/iSXMTM 552A Architecture

The iSBC and iSXM 552A boards consist of the following major architectural blocks (see Figure 1): an 80186 processor running at 8 MHz, the IEEE 802.3 I/O channel based on the 82586 LAN coprocessor, the on-board memory consisting of ROMs and 256K of zero wait state dynamic RAM, and the MULTIBUS I interface.

Processor

The iSBC 552A board contains an 80186 processor operating at 8 MHz. It is responsible for implement ing the intelligent interface between the iSBC 552A board and a host processor. The 80186 processor

runs the iNA 960/961 transport software and delivers data between user buffers in MULTIBUS I memory and iNA 960/961 buffers on the iSBC and iSXM 552A boards. iNA 960/961 software is responsible for the reliable transfer of information across the IEEE 802.3 compatible network.

The 80186 and 82586 use both synchronous and asynchronous ready logic. The 80186 chip select lines are used to select memory mapped I/O locations

The 80186 supplies the timers and the interrupt controller on the iSBC 552A board. The interrupt controller is used in the fully nested mode. The inputs and the outputs of the 80186 timers are not connected to external sources and destinations. Timer clocking and timer interrupts are generated internally in the 80186.

Memory

The iSBC/iSXM 552A board is equipped with 256K Bytes of zero wait state dynamic RAM and 16K Bytes of EPROM. The EPROM parts (Type 2764) are in two 28-pin sockets (JEDEC 27256 or 27572). The user can substitute parts (Type 27512) to provide 128K Bytes of EPROM.

The one megabyte address space of the 80186 is divided into four quadrants (see Figure 2). The first quadrant (0-256K Byte) is reserved for local EPROM memory and the last quadrant (768-1000K Byte) is reserved for local DRAM memory. The second quadrant (256-512K Byte) is used for memory mapped I/O. The iSBC/iSXM 552A board is totally memory mapped. The third quadrant (512-768K Byte) maps into a 256K Byte MULTIBUS I window. This window allows the iSBC/iSXM 552A board to access a total of 16M Byte of MULTIBUS I memory in 256K Byte segments. The iSBC/iSXM 552A board does not contain any memory which is accessible by other boards over the MULTIBUS I system bus.

The 256K Byte MULTIBUS I window starts on 64K Byte boundaries anywhere in the 16M Byte MULTIBUS I memory. The starting location of this window is determined by a memory mapped I/O latch described in the "iSBC 552A User Interface" section.

Memory mapped I/O locations are selected by the PCS and the MCS control lines of the 80186 processor. Functions controlled by memory mapped I/O are discussed in the "iSBC 552A User Interface" section.






Figure 2. ISBC® ISXM™ 552A Memory Configuration

IEEE 802.3 Interface

The IEEE 802.3 Interface on the iSBC/iSXM 552A board is based on the 82586 LAN controller. Data is transferred between the on-board memory of the iSBC/iSXM 552A board and the 82586 controller by 82586 initiated DMA. The 82586 initiates the DMA cycles by activating the HOLD signal to the 80186 processor. The DMA cycle begins when the 80186 processor activates the HOLD ACKNOWLEDGE signal.


Each iSBC/iSXM 552A board is manufactured with a unique default 48-bit IEEE 802.3/Ethernet network address stored in an address PROM. This address PROM is protected by checksum and can be read by utilizing the on-board memory mapped I/O. The 82586 can be programmed to have this or any other Ethernet address.





MULTIBUS® I Interface

The iSBC/iSXM 552A board can access the MULTIBUS I with an 8- or 16- bit data path and can support up to 24-address bits. An I/O operation by the 80186 on the iSBC/iSXM 552A board normally accesses the I/O ports on the 80186 that controls the processor's interrupt controller and timers. MULTIBUS I/O is disabled in this normal operation. iSBC/iSXM 552A MULTIBUS I/O operations can be enabled or disabled by writing to memory mapped I/O control locations (Table 2). When the MULTIBUS I/O is enabled, the iSBC/iSXM 552A board can write or read the complete 64K Bytes of I/O space locations.



Base I/O port address = configurable. If 8-bit I/O is used, base port address is configurable from 0-OFCH. If 16-bit I/O is used, base port address is configurable from 0-OFFFCH. Flag byte: see Table 1.

SCP0-SCP2: I/O written by host processor and read by 80186 on iSBC and iSXM 552A SCP0 can be jumper preset.

Figure 3. iSBC® 552A MULTIBUS® I

Table 1

Value Written to Flag Byte Port	Action
1	Resets iSBC 552A Board
2	Interrupts 80186 on Interrupt Level 1
4	Clears a MULTIBUS Interrupt Previously Generated by the iSBC 552A Board

A host processor in a system communicates with the iSBC/iSXM 552A board via a flag byte port and three other byte registers in the MULTIBUS interface. These registers are called the "System Configuration Pointer" registers (SCP0-SCP2). The flag byte port and the SCP registers are presented as 4 consecutive MULTIBUS I/O ports to the host processor. The locations of these I/O ports on the MULTIBUS are configurable on the iSBC 552A (Figure 3). To the 80186 processor on the iSBC/iSXM 552A board, the three SCP registers are memory mapped locations.

The flag byte port is used by the host processor to reset the iSBC/iSXM 552A board, to interrupt the 80186 processor, and to reset a MULTIBUS I interrupt generated by the iSBC/iSXM 552A board (Table 1). SCP0-SCP2 are general purpose registers that the host processor can I/O write to and the iSBC/iSXM 552A board can read from. SCP0 can also be preset by hardware jumpers.

ISBC® 552A FUNCTIONAL SO ORGENING DESCRIPTION OF THE PROPERTY OF THE PROPERTY

The iSBC 552A board is a high performance general purpose IEEE 802.3 compatible COMMengine designed to offload a host processor in a system from transport layer and network layer communication processing. The board supports user written communications software for unique applications or it can run Intel's iNA 960/961 transport and network software in standard applications. When running iNA 960 software, the iSBC 552A board provides the host processor with reliable process to process message delivery. User messages to be sent are copied by iNA 960 software into iSBC 552A board local memory for transmission. Packets received from the network are first buffered and reassembled into messages on the iSBC 552A board. These received messages are then delivered to the user.

The iSBC 552A board makes use of the functions on the 82586 controller to implement a number of network functions. These functions include reprogramming the iSBC 552A station address, Multicast packet reception filtering, and loopback diagnostics. The 82586 also records a set of network statistics information. Information stored includes the number of CRC and alignment errors, the number of occurrences of no receive buffer resources and the number of DMA overruns/underruns.

The iSBC 552A can be configured to have a range of EPROM memory configurations up to 128K Bytes using 27512's.

The iSBC 552A board and iNA 960 software combination offers a flexible and configurable transport



COMMengine, and allows a user to optimally configure the system for highest performance. The iSXM 552A and iNA 961 combination offers a preconfigured turn-key solution. In both cases, iNA 960/961 software and the 552A significantly reduce the design cycle involved in designing and implementing a transport COMMengine.

For additional information about iNA 960/961, please refer to the iNA 960/961 data sheet.

iSBC® 552A User Interface

The iSBC 552A board communicates with a host processor through a handshake of interrupts. The host processor can generate flag byte interrupts to the 80186 on the iSBC 552A and the iSBC 552A can generate MULTIBUS I interrupts to the host processor. The host processor and the iSBC 552A board can also communicate through shared MULTIBUS I system memory. None of the on-board buffer on the iSBC 552A board is accessible to the host processor but the iSBC 552A can read and write all of the 16M Byte of MULTIBUS I system memory.

The host processor and the iSBC 552A board further communicate through the SCP registers. These byte registers can be I/O written by the host and can be read through memory mapped I/O by the iSBC 552A processor.

The 80186 processor controls the iSBC 552A through memory mapped I/O. Functions that are controlled are listed in Table 2.

OPERATING ENVIRONMENTS

The iSBC/iSXM 552A is designed to function in any MULTIBUS I system as a communications processor. It can function as both a MULTIBUS I bus master or a slave. As a MULTIBUS I master, it can access up to 16M Byte of host memory and 64K Byte of I/O address. As a MULTIBUS I slave, it occupies four consecutive I/O locations on the MULTIBUS I system memory. These locations are reserved for the flag byte and the three SCP registers.

ISXMTM 552A FUNCTIONAL DESCRIPTION

The iSXM 552A board is offered to operate specifically with the iNA 961 transport and network layer software. The iSXM 552A firmware provides the capabilities to load iNA 961 onto the 552A from either a buffer in the local host or remotely from another IEEE 802.3 network station. It also performs a variety of IEEE 802.3 and on-board diagnostics (see sections on iNA 961 User Interfaces and Operating Systems Environment).

iNA 961 software and the iSXM 552A board together provide the functionality of a preconfigured operating system independent transport engine. In addition to transport services, iNA 961 software also includes extensive data link, internetworking, and network management services. Figure 4 shows the distribution of network seven layer functions between iNA 961/iSXM 552A and the host processor. Table 3 shows some examples of functions provided by iNA 961. Refer to the iNA 960/961 data sheet for more iNA 961 information.

Table 2. iSBC® 552A Memory Mapped Functions

80186 Chip Select Lines	Read/Write by 80186	and no segseeem offit and no segseeem offit as sepseem bevies Functions Functions	Figure 3, 156 Commu	
MCS R		MULTIBUS I Interface registers (System Configuration Pointer Registers, see "MULTIBUS Interface" Section		
PCS	CONTRACTOR OF STREET	Channel Attention to 82586 Reading iSBC 552A Ethernet Address PROMS	to Flag Byte Port	
		Controlling Loopback of the Serial Interface		
		Disabling and Enabling MULTIBUS I/O		
	A LOW DOUBLE STREET	Generating and Clearing iSBC 552A		
	BOTHORSO TO THE	Interrupts to the MULTIBUS System Bus		
		Controlling the On-Board LED		
	W	Latches the MULTIBUS Window Segment		
	e configured t	(8 most Significant Bits of 24-Bit Address)		






Figure 4. iNA 961 Configuration on iSXM™ 552A Board
Table 3. iNA 961 Services

	Table 5. INA 901 Services
Transport entro to the and the default of the and the	Receive: Post a Buffer to Receive a Message
Data Link	Transmit: Transmit a Data Link Packet Receive: Post a Buffer to Receive a Data Link Packet
erver station to beant.	Connect: Make a Data Link Logical Connection (Link Service Access Point, IEEE802.3/802.2) Disconnect: Disconnect a Data Link Logical Connection
t initializes the id then start the maind.	Change Ethernet Address: Change the Ethernet Address Add Multicast Address: Add a Multicast Address Delete Multicast Address: Remove a Multicast Address Configure 82586: Configure the 82586 Controller
Network Management	Read/Clear/Set Network Objects (Local/Remote): Read/Clear/Set Local or Remote iNA 960 Network Parameters Read/Set Network Memory (Local/Remote) Read/Set Memory of the Local or a Remote Station Useful in Network Debug Process. Boot Consumer: Requests a Network Boot Server to Load a Boot File into this Station Echo: Echo a Packet between this Station and Another Remote Station on the Network



iSBC®/iSXM™ 552A Boot Firmware User Interface

The iSBC/iSXM 552A boot firmware is used to load iNA 961 or other software onto the 552A board from either local MULTIBUS I memory or a remote network station. The firmware performs a number of local and network diagnostics. Table 4 describes the functions of the boot firmware.

The iSBC/iSXM 552A boot firmware interfaces with the host processor through a configurable command buffer location in MULTIBUS I memory. This location can be either jumper or program configured. The host processor updates the command byte in the command buffer and expects the firmware to update the response byte when the command is done. The host processor signals to the firmware to examine this command buffer by writing a 2 to the flag byte port. The firmware will update the response byte when the command is completed.

The iSBC/iSXM 552A boot firmware commands fully support the initialization of the MIP interface.

The MIP interface is used by the host processor to communicate with the iNA 961 once it is loaded and started. See section "iNA 961 User Interfaces" for details.


INA 961 User Interfaces

User programs give iNA 960 commands to the iNA 961 software on the iSBC/iSXM 552A board via the MULTIBUS I Interface Protocol (MIP). MIP is an Intel reliable message delivery protocol between MULTI-BUS I processors. Figure 5 illustrates how this message delivery functions. Commands are passed between the iSBC/iSXM 552A board and the host processor in the form of request blocks. A request block is a buffer that contains a command specification and the command parameters. Each request block (or equivalently, each command) is reliably delivered from the host processor to iNA 961 via the MIP facility. iNA 961 will extract the command information and carry out the command. After the command is done, iNA 961 will use the MIP facility to return the command result to the user program.

Table 4. iSXM™ 552A Boot Firmware Commands

Command	Function	
. Presence	This command will indicate that the boot firmware is functional by returning the version number of the firmware, the power on diagnostic result, and the default Ethernet address of the iSXM 552A board.	
Load notoennoo a to la	Load a program from MULTIBUS memory into a designated location in the iSBC 552A memory.	
Load and Go	Load a program from MULTIBUS bus memory into a designated location in the iSXM 552A memory. Proceed to start this program once it is loaded. This command also initializes the MIP interface on the iSXM 552A board.	
ohoa www.	Echo a packet between this iSXM 552A board and another station on the network.	
Remote Boot	This command requests a remote boot server station to download software onto the iSXM 552A board.	
MIP Initialize	Used after a remote boot. This command initializes the MIP interface on the iSXM552A board and then start the software loaded by the remote boot command.	





grifmaqO-no 1 at 28 or at 3 Figure 5. iNA 961 MIP Interface and as double another box abused

iNA 961 request blocks are in the same formats as iNA 960 commands. Refer to the iNA 960/961 data sheet and reference manuals for more details on iNA 960/961 software.

Operating Systems Environment

The iSBC/iSXM 552A board and iNA 960/961 software can function in any MULTIBUS I environment. The communication between the iSBC/iSXM 552A and the host processor is entirely independent of any host operating systems. iNA 960/961 uses the MIP protocol to interface with the host processor. The MIP is a reliable, host operating system independent, process to process communication scheme between any processors on the MULTIBUS I System Bus. iNA 960/961 can service multiple processes utilizing its services at the same time.

A host processor passes iNA 960/961 commands and buffers in the MULTIBUS I system memory to the iNA 960/961 software. This software is responsible for updating the response fields of these commands. It is responsible for copying the user send buffer in MULTIBUS I system memory into its onboard buffers for transmission and for copying received messages to user buffers in MULTIBUS I system memory.

Diagnostics

The iSBC/iSXM 552A board offers a range of power up diagnostics designed to ensure that the 80186 processor, the memory, and the IEEE 802.3 interface are functioning properly. Table 5 describes these diagnostics.

Table 5. Functions Checked by iSXM™ 552A Diagnostics

- 1. Insufficient RAM
- 2. RAM March Pattern Test
- 3. Ram Ripple Data Test
- 4. Boot Firmware PROM Checksum
- 5. Address PROM Checksum
- 6. 80186 Interrupt Controller
- 7. 80186 Timer Controller
- 8. 82586 Initialization
- 9. 82586 CRC Check
- 10. 82586 Broadcast Packet Recognition
- 11. 82586 External Loopback
- 12. 82586 Individual Address Recognition
- 13. 82586 Multicast Address Recognition
- 14. 82586 Reset
- 15. 82586 Diagnose Check



DEVELOPMENT ENVIRONMENT

The iSXM 552A board is a complete system product that allows a user to emphasize the development of high level software, such as a network file server. The iSXM 552A board and the iNA 961 software together form a transport COMMengine that integrates into any MULTIBUS I system. iNA 961 is supplied in a boot loadable file format. This file can be loaded into the iSXM 552A by a host processor or through a remote boot server network node. The boot firmware on the iSXM 552A supports both functions. In order to remote boot the host system, appropriate host processor firmware and software is required.

The iSBC 552A allows a user to fine tune iNA 960 and to put the software on the board. Both iNA 960 and the iSBC 552A can be flexibly configured to best meet the users' requirements. An Intel development system, together with the Intel I2ICETM system or equivalent product can be used if the user desires to do extensive development work on the iSBC 552A. Intel also supplies a wide range of host processor boards and systems (such as the iSBC 286/12 and ran and 5% to 95% Non-Operating system 310) that will function well both with the iSBC 552A or the iSXM 552A board.

SPECIFICATIONS of bemplach applaced ou

Data Transfer: 8 or 16 bits women and worksoon

Average Raw MULTIBUS I Transfer Rate:

8.7M bits/second (450 ns., 16-bit system memory and no MULTIBUS I contention)

Transceiver Interface

Transmit Data Rate: 10M bits/second

Signal Levels: Series 10,000 ECL-compatible

Host Interrupts: One MULTIBUS I non-vector

interrupt for use in system/

host handshaking

MULTIBUS Interface: The iSBC/iSXM 552A board conforms to all AC and DC requirements outlined in Intel MULTIBUS I Specification. Order Number 142686-022m except for the following signals:

> Signal DAT0-DAT7 Signal Specification:

IIL = $180 \, \mu A$ IIH = $125 \, \mu A$

All voltages supplied by the DC Power Required:

MULTIBUS I interface

+5.0V ±5%, 6.2A maximum

+12.0V ±5%, 0.5A maximum

Environmental

Temperature: 0°C to +55°C Operating

-40°C to -65°C Non-Operating

Humidity: 5% to 90% Operating

ORDERING INFORMATION

Part Number Description and all the description

IEEE 802.3 COMMengine SBC552A

SXM552A IEEE 802.3 Transport Engine for

iNA961 and SYP310 systems

iNA960 Configurable transport software us-

able with the SBC552A

iNA961 Preconfigured transport software for

the SXM552A



ISBX™ 586 ETHERNET DATA LINK ENGINE


Member of the OpenNETTM Product Family

- Provides an IEEE 802.3 (Ethernet)
 Connection for Host Boards with 16-Bit iSBX™ Capabilities
- Based on Intel's 8 MHz 82586 LAN Coprocessor Chip which Includes the following features:
 - Automatic Retransmission
 - On-Board Multicast Address Filtering
 - Host Interface via Buffer Chaining
- 16 Kbytes of Local Dual-Ported Buffer RAM


- Single Wide iSBX™ MULTIMODULE™ that Conforms to Intel's iSBX Bus Specifications
- Compatible with iNA 960 ISO Transport Layer Software
 - Direct Support for iRMX™ Operating Systems
 - Source Code Support for Other Operating Systems
- Building Block for IEEE 802.3 to IEEE 802.4 Router

The iSBXTM 586 Ethernet Data Link Engine is a single wide iSBX sized card that provides a low cost Ethernet controller MULTIMODULETM for MULTIBUS® based systems with 16-bit iSBX bus capabilities. Based on the 82586 Local Area Network Coprocessor, the iSBX 586 implements the data link (Layer 2) and physical (Layer 1) layers of the International Standards Organization (ISO) Open Systems Interconnect (OSI) Reference Model. This allows the iSBX 586 to supply an IEEE 802.3 10 Mbps (Ethernet) connection for an iSBC board with iSBX capabilities.

The iSBX 586 MULTIMODULE is a low cost building block that can implement an Ethernet connection at various levels of integration. One application for the iSBX 586 is as a "best effort" datagram message delivery engine. In conjunction with the host iSBC board running iNA 960 R2.0 ISO Transport Software, the iSBX 586 can allow for a four-layer, OpenNET compatible solution for Ethernet connections. With the iSBC 554 IEEE 802.4 LAN controller as the host running iNA 960, the iSBX 586 provides the Ethernet connection for an IEEE 802.3 to IEEE 802.4 router configuration.



231668-1



888 X93 edf , saswife a folgated Figure 1. ISBXTM 586 Block Diagram and edit dilw notonumber of engine

ARCHITECTURAL DESCRIPTION

The iSBX 586 MULTIMODULE consists of the following major architectural blocks (see Figure 1): an 8 MHz 82586 LAN Coprocessor configured for Ethernet, an Ethernet Serial Interface (ESI), an iSBX Interface Controller (XIC) chip, 16 KB of on-board RAM memory and the iSBX Bus Interface.

ETHERNET INTERFACE

The Ethernet Interface of the iSBX 586 consists of the 82586 Local Area Network Coprocessor and the Ethernet Serial Interface components. The 82586 is made up of a serial machine, which provides the data link control and a parallel interface that is compatible with MCS-86 based systems. The ESI, essentially, is a 10 Mbps Manchester encoder/decoder.

82586 LAN Coprocessor

The 82586 is an intelligent peripheral that completely manages the processes of transmitting and receiving frames over the network, thus off-loading the

host CPU of communication management tasks. The 82586 features an on chip DMA controller which allows it to access the local memory through the efficient buffer chaining mechanism. Other features of the 82586 are the ability to perform network management activities including error and collision tallies and diagnostic capabilities via the internal and external loopback functions. Control of the 82586 is through high level commands such as TRANSMIT and CONFIGURE.

All information passed between the 82586 and the host board is made through the shared local memory. The host CPU may load the memory with a command and prompt the 82586 to execute. While receiving a packet, the 82586 loads receive buffers in local memory and, after completing the reception, interrupts the host board to indicate that a packet has been received.

The interrupt output of the 82586 is connected directly to the iSBX interface and is the only direct contact that the 82586 has with the host board. This interrupt is used to inform the host board of any event that has occurred which requires the host's attention.



A typical local bus cycle begins with a channel attention issued by the baseboard to the iSBX 586 (see section on the iSBX Bus Interface). Following the channel attention, the 82586 generates a HOLD. The iSBX Interface Controller (XIC) arbitrates the request, releases the control lines and issues a HOLDA (Hold Acknowledge). The 82586 can then proceed with normal read and write cycles. After completing the required memory accesses, the 82586 de-asserts the HOLD signal and the XIC removes the HOLDA. After completing the cycle, an interrupt to the host board is generated. For further information regarding the 82586, refer to the 82586 Data Sheet.

Ethernet Serial Interface

The ESI is a 10 Mbps Manchester encoder/decoder designed to work directly with the 82586 LAN Coprocessor. Additionally, the ESI generates the 10 MHz transmit and receive clocks for the 82586 and drives the transceiver cable. The internal loopback function of the ESI allows for fault isolation.

Loopback is asserted directly through the iSBX Interface Bus and as such, is controlled by the host CPU. When asserted, the ESI routes the serial data through the transmit logic (without activating the output drivers) and back through the receive logic to be output to the 82586.

iSBX™ Interface Controller

The iSBX Interface Controller (XIC) chip integrates the functions necessary to allow the 82586 LAN Coprocessor and the static memory on board the iSBX 586 to interface with the iSBX Interface Bus. The XIC chip was designed to accept all pertinent iSBX bus signals and act on them in accordance with the iSBX Bus Specification for 16-bit iSBX systems. The XIC chip is an Intel proprietary component and is not offered as a unique product.

The XIC arbitrates local bus control between the 82586 and the iSBX Bus Interface. After decoding the chip select, address and command lines from the iSBX Bus and the HOLDA signal from the 82586, the XIC synchronizes the request, determines priority and surrenders control of the local bus to the appropriate bus master. The 82586 has priority over the iSBX Interface Bus in terms of local bus arbitration. Once the arbitration has been resolved, the XIC chip is responsible for activating the proper address lines and chip selects for local memory. Additionally, the XIC turns on the proper data drivers and manages the memory control lines.

On Board Memory = TAM) 0 mg 22000A yrd

The iSBX has 16 Kbytes of on board local RAM that serves as a communication liaison between the 82586 and the host CPU as well as providing buffers for packet storage prior to transmission and after reception. The RAM consists of two 8K \times 8-bit CMOS static RAM chips configured as a two byte word to provide the full 16 bits of data. The RAM is addressed from 0 to 3FFFH locally but may be accessed at any 16K boundary (0, 4000H, 8000H, etc.) by the host board. In this way, the 82586 can access the fixed System Configuration Pointer (SCP) at memory location 3FF6H. Refer to the 82586 Data Sheet for information on the SCP.

A standard 32 \times 8-bit PROM is used to contain the unique Ethernet station address. The station address is factory programmed and can only be accessed by the host board via the iSBX Bus.

iSBX™ Bus Interface

The iSBX Bus Interface is a major portion of the iSBX 586 MULTIMODULE. The XIC provides the interface between the iSBX Bus and the 82586 LAN Coprocessor and the local memory. The iSBX 586 is addressed as if it is an I/O slave on the iSBX Bus. There are four iSBX ports allocated for baseboard communication. The decoding of the ports is outlined in Table 1. MAO-MA2 are iSBX bus address lines.

Table 1. iSBX™ Bus I/O Slave Address Decode

101	MA2	MA1	MAO	Function	Read/Write
Г	X	0	0	Memory Access	RD/WR
I	X	0	1	iSBX™ Address Load	WR Only
	X	1	0	Station Address Read	RD Only
L	X	1	1	Channel Attention	WR Only,
Г					Data = X

X = don't care

NOTE:

As described in the iSBX Bus Specification, 16-bit iSBX base boards may connect ADR1-3 to the MULTIMODULE MA0-2 lines.

Due to the lack of addresses on the iSBX bus, the local iSBX 586 memory address must be set prior to the actual read or write operation over the iSBX Bus. The baseboard must first set up the appropriate address by executing an I/O write to the iSBX Address Load port 1 (MA1 = 0, MA0 = 1). The data written to port 1 is considered the iSBX memory address for the following iSBX memory access. The baseboard accesses the memory by addressing the iSBX Mem-



ory Access port 0 (MA1 = 0, MA0 = 0) for either a read or a write operation. The previously loaded memory address automatically increments allowing for sequential memory access without reloading the iSBX address (port 1).

Channel attention is the signal used by the host CPU to prompt the 82586 into action. The baseboard issues a channel attention by simply writing to the iSBX port address 3 (MA1 = 1, MA0 = 1). In response, the XIC chip asserts the Channel Attention signal directly to the 82586.

The unique, factory programmed Ethernet station address can only be read by the host board. Reading the station address is accomplished by the base board issuing an I/O read to the iSBX port address 2 (MA1 = 1, MA0 = 0). The PROM address space is between 0 and 3EH.

A typical iSBX Bus Cycle is intiated by the baseboard activating the appropriate address, chip select and command lines. After the XIC chip receives the active address and chip select signals, it issues an MWAIT to the baseboard. When the command is received, the XIC arbitrates between the 82586 and the baseboard. If the arbitration is resolved in favor of the baseboard, the XIC turns on all drivers on the iSBX 586 board for the current cycle. Subsequently, the MWAIT signal is de-asserted, allowing the baseboard to complete the cycle.

OPERATING ENVIRONMENTS

The iSBX 586 is designed to operate as a slave to MULTIBUS hosts with 16-bit iSBX bus capabilities. Because the iSBX 586 has no processing ability, all associated software must be executed by the host. Most of the functions of the Data Link and Physical layers of the ISO Model are supported by the iSBX 586. iNA 960 R2.0 is Intel's ISO compatible software package for the Network and Transport layers




Figure 2. Mapping the iSBXTM 586 into the ISO Model



ORDERING INFORMATION

Part Number

Description

iSBX 586

Ethernet Data Link Engine

SPECIFICATIONS

iSBX Interface

Data Transfer 16 bits 16 bits

Signal Levels

Signals Supported

All iSBX bus signals are

supported except: MA2 MINTR1

Serial Interface

DC Power Requirements

See the iSBX 586 Hardware Reference Manual

ON 101 101000 MCLK A OPT10 MDACK TDMA MDRQT

IEEE 802.3 compatible

All voltages supplied by the iSBX Interface +5V DC ±5%, 2A max. + 12V DC ±5%, 1A max. **ENVIRONMENTAL**

Temperature

0°C to 55°C Operating (Free moving air across the base board and iSBX 586)

-40°C to +65°C Non-Operating

Humidity 5% to 90% Operating 5% to 95% Non-Operatt ereval 9AM sing or9 or

Refer to the iSBXTM 586 Hardware Reference Manual (not supplied) for details.



ISBC® 554 MAP COMMUNICATIONS ENGINE

- Provides IEEE 802.4 Networking Capability for MULTIBUS® Based Systems Running Under any Operating System
- Serves as a Complete Front End Communication Engine With the Capacity to Provide MAP Layers 1 Through 7 Capability for MULTIBUS® Based Hosts
- Runs on Board Intel's Proven iNA 960
 Rel 2.0 Providing the ISO 8073
 Transport Software and ISO 8473
 Network Software as Required by the Map Specifications
- Runs on Board Intel's MAP-NET™
 Software for Layers 5–7 of the Map
 Protocol
- Preconfigured Software Available for Seven Layer Map Engine, Four Layer Transport Engine or IEEE 802.4 to IEEE 802.3 Router

- 8 MHz 80186 Processor
- 256K Bytes of RAM of Which 128K Bytes Provide Dual Port Window Support
- 10 Mbps IEEE 802.4/Token Bus Modem
- Sockets for up to 4 JEDEC 28 Pin
 Memory Devices, up to Maximum of
 160K Bytes EPROM Storage
- One iSBX™ Bus Connector for I/O Expansion Capability
- Can Be Configured as Either a Master or a Slave in MULTIBUS
- On Board Diagnostic and Boot Firmware
- Available in Three Different Modem Frequencies/Channel Pairs

The iSBC 554 COMMengine product is designed to fit into front end LAN Communication processor applications. It allows the connection of MULTIBUS I based systems onto a MAP/IEEE 802.4 (Token Bus) LAN. COMMengines are dedicated communication processor boards. They allow the host processor board to offload LAN communication related tasks onto the front end COMMengine. Therefore the host has more processing capability for user applications or other tasks. COMMengines also allow the networking of existing systems without forcing a redesign of the entire system architecture.

The iSBC 554 board can be used as a front end COMMengine for a MULTIBUS-based host running any operating system. This is because the on board software provides a high level interface to the host (e.g., application or transport level commands). This results in a powerful system building block which enables an OEM to connect MULTIBUS-based systems onto IEEE 802.4 10 Mbps LANs. Applications for the iSBC 554 include networked iRMXTM-based systems for real time applications and networked XENIX* systems for laboratory and data base application. The iSBC 554 is preconfigured to run iNA 961 R2.0 transport and network software. iNA 961 R2.0 is a preconfigured version for the iSBC 554 of Intel's iNA 960 LAN software which implements the ISO 8073 Class 4 transport protocol and the ISO 8473 network layer protocol.

The iSBC 554 COMMengine supports multiple datalinks via the iSBX connector located on the iSBC 554 baseboard. The user has the option to interface any of Intels iSBX communication interfaces to support a two way router. For example iNA 960 supports the MAP/TOP router using the iSBX 586 interface. The preconfigured router software is supplied in iNA 961.

The iSBC 554 is also capable of running on a board MAP2.1SXMSW preconfigured implementation of the MAP software for layers 3 through 7 of the ISO/OSI model. This is an ideal turnkey solution for OEMs requiring a 7 layer MAP COMMengine. MAP-NET™ provides layers 5 through 7 of the MAP specifications and can be configured with iNA 960 R2.0 to run on the iSBC 554, providing a complete on-board seven layer COMMengine.

^{*}XENIX is a trademark of Microsoft Corporation.



ISBC® 554 FUNCTIONAL PAGE 0.57 088 AMILES DESCRIPTION

The iSBC 554 board is a preconfigured MAP Communication Engine with boot firmware and 256K bytes of RAM. The iSBC 554 board is offered for use with Intel's MAP-NET/iNA 960 based MAP software. The iSBC 554 firmware provides the capabilities to load Intel's MAP software on the iSBC 554 from either a buffer in the local host or remotely from another Token Bus station. It also performs a variety of on-board diagnostics.

The MAP-NET with iNA 960 R2.0 software and the iSBC 554 board together provide the functionality of a preconfigured OS independent 7 layer engine. In addition to transport services, iNA 960 R2.0 software also includes ISO 8473 Internet network layer, extensive data link and network management facility

services. Figure 1 shows the configuration of MAP-NET and iNA 960 R2.0. Table 1 shows some examples of functions provided by MAP-NET and iNA 960 R2.0. iNA 961 R2.0 is a preconfigured version of iNA 960 for the iSBC 554. Refer to the iNA 960 R2.0 data sheet for more information.

MAP-NET is Intel's implementation of the MAP software for layers 5 through 7. Refer to the MAP-NET data sheet for more information. This implementation of layers 5 through 7 will run on the iSBC 554 along with iNA 960 R2.0. The iSBC 554 coupled with the software packages provides a high performance, 7-layer communication engine (see Figure 1). MAP 2.1SXMSW is also available as a preconfigured software package providing layers 3 through 7 of the MAP software. This package and the iSBC 554 provides a 7 layer turnkey MAP solution.




Figure 1. MAP-NETTM and iNA 960 Configuration on iSBC® 554 Board

Table 1. MAP-NET™ and INA 960 R2.0 Services



Network

Data Lin

File Transfer, Access and Management (FTAM) Application Application A Provides remote operations on files (Create, Read, Write, Delete, off not OGet File Attributes) Mass bas sawmin food oliw embas notes Common Application Service Elements (CASE) Supports all the services provided by the lower ISO layers Provides name to address translation support sed Intel's MAP software on the ISBC 554 from el-Directory Services Performs name to address conversion Maintains local cache of resolved names Two forms of directory service—client service agent for local data notisoin base and directory-service agent for remote (master) data base Session Implements subset of ISO Session 8327 specified by the MAP 2.1 Specifications Provides "Graceful Close" "Graceful Close" allows the closing of a connection without any loss of queued requests It enhances the transport provided "close" which aborts a connection Transport Virtual circuit open: establish a virtual circuit data base send connect: actively try to establish a virtual connection await connect: passively awaits the arrival of a connection request send: send a message receive: post a buffer to receive a message close: close a virtual circuit Datagram send: send a datagram message receive: post a buffer to receive a datagram message

Internetworking

routing between multiple lans

_	segmentation/reassembly user defined routing tables Multiple subnets supported user supplied 802.3, 802.4
nk	Transmit: transmit a data link packet Receive: post a buffer to receive a data link packet Connect: make a data link logical connection (link service access point. IEEE802.4)
2 554 Board	Disconnect: disconnect a data link logical connection Change token bus address Add multicast address Delete multicast address Configure TBH



Table 1. MAP-NET™ and iNA 960 R2.0 Services (Continued)

Network Management Read/Clear/Set network objects (local/remote):
read/clear/set local or remote MAPNET/iNA 960 network parameters
Read/Set network memory (local/remote):
read/set memory of the local or a remote station
Useful in network debug process
Boot consumer: requests a network boot server to

load a boot file into this station

Echo: Echo a packet between this station and
another remote station on the network

ARCHITECTURE DESCRIPTION

The iSBC 554 board consists of the following major architectural blocks (see Figure 2): an 80186 processor running at 8 MHz, the Token Bus channel based on the Token Bus Handler chip set and the Token Bus Modem, the on-board memory consisting of ROM and RAM, the iSBX interface, and the MULTIBUS interface.

PROCESSOR

The iSBC 554 board contains an 80186 processor operating at 8 MHz. It is responsible for implementing the intelligent interface between the iSBC 554 board and a host processor. The 80186 processor runs the MAP-NET/iNA 960 R2.0 transport software and the data link software needed by the Token Bus Handler chip set. It is responsible for the delivery of data between user buffers in MULTIBUS memory and iNA buffers on the iSBC 554 board. The iNA software is responsible for the reliable transfer of information across the Token Bus LAN.

MEMORY

The one megabyte address space of the 80186 is divided into four quadrants (see Figure 3). The first quadrant (0–256K Byte) is local RAM memory. The second quadrant is memory mapped Token Bus Handler address. The third quadrant (512–768K Byte) maps into two MULTIBUS windows (128K Byte each). These windows allow the iSBC 554 board to access the total 16M Byte of MULTIBUS memory in 128K Byte segments. The fourth quadrant (768–1M Byte) is local ROM which contains the 80186 firmware, the Token Bus station address, and relocated 80186 internal registers.

The two 128K Byte MULTIBUS windows each start on 64K Byte boundaries anywhere in the 16M Byte MULTIBUS memory. The starting location of either window is determined by writing to a local I/O mapped latch.

Options on the iSBC 554 board allow up to 128K Byte of RAM to be accessible by the host. This dual port RAM is jumper selectable to appear anywhere in the MULTIBUS 16M Byte memory space on 128K Byte boundaries. The dual port RAM memory is a data link between the on board 80186, the token bus controller, and the bus master (if any) managing the systems functions. This shared dual port RAM can be used to transfer command, status and data between the on board 80186 processor and the host. This feature minimizes the necessity for the 80186 to access MULTIBUS while acquiring shared information. This has a direct positive effect on performance, serving to eliminate bus contention.

TOKEN BUS INTERFACE

The Token Bus interface on the iSBC 554 is implemented by the Token Bus Handler (TBH) chip set and the Token Bus Modem (TBM). Data is transferred between the on-board memory and the TBH by the TBH initiated DMA. The TBH will then pass data, operating according to the IEEE 802.4 Token Bus Specification, to the TBM which handles the physical interface to the Token Bus.

Each iSBC 554 board is manufactured with a unique default Token Bus network address stored in an address PROM. This address PROM is protected by checksum and can be read by utilizing the on board I/O.

MULTIBUS® INTERFACE

The iSBC 554 board can access the MULTIBUS with an 8- or 16-bit data path and can support up to 24 address bits. The internal 80186 registers are relocated into the local memory map to avoid conflicts with MULTIBUS I/O during 80186 internal register accesses. The iSBC 554 board is capable of accessing the MULTIBUS I/O from 384-64K (180H–FFFFH) Byte of I/O space locations.

A host processor in a system communicates with the iSBC 554 board via a flag byte port in the MULTIBUS interface. The flag byte port is presented as a






Figure 2. iSBC® 554 Architectural Blocks




Figure 3. iSBC® 554 Memory Configuration



MULTIBUS I/O port to the host processor. The location of this I/O port on the MULTIBUS is configurable on the iSBC 554 board. To the 80186 processor on the iSBC 554 board, the flag byte is in a local I/O mapped location.

The flag byte port is used by the host processor to reset the iSBC 554 board, to interrupt the 80186 processor and to reset a MULTIBUS interrupt generated by the iSBC 554 board. The iSBC 554 board uses the flag byte to set or clear an interrupt to the MULTIBUS, or clear an interrupt from the MULTIBUS (Table 2).

For those applications requiring processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through the communication of the system bus), the iSBC 554 board provides full MULTIBUS arbitration control logic.

ISBXTM INTERFACE

One 8/16 bit iSBX MULTIMODULE™ connector is provided on the iSBC 554 board. Through this connector, additional on-board I/O functions may be added. iSBX MULTIMODULE boards optimally support functions provided by VLSI peripheral compo-

nents such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks) and other custom interfaces to meet specific needs. By mounting directly on the iSBC 554 board, less interface logic, less power, simpler packaging, higher performance, and lower cost results when compared to other alternatives such as MULTIBUS form factor compatible boards. The iSBX connector on the iSBC 554 board provides all signals necessary to interface to the local on-board bus, including 16 data lines for maximum data transfer rates, iSBX MULTIMODULE boards designed with 8-bit data paths and using the 8-bit iSBX connector are also supported on the iSBC 554 board. A broad range of iSBX MULTIMODULE options are available in this family from Intel. Custom iSBX modules may also be designed for use on the iSBC 554 boards. An iSBX bus interface specification and iSBX connector documentation are available from Intel.

ISBC® 554 USER INTERFACE

The iSBC 554 board communicates with a host processor through a handshake of interrupts. The host processor can generate flag byte interrupts to the 80186 on the iSBC 554. The iSBC 554 can generate MULTIBUS interrupts to the host processor. The host processor and the iSBC 554 can also com-

Table 2. Flag Byte Ports

Value Written to Flag Byte Port	Source	RISU Actions RISU	
1	iSBC 554 board	Clears interrupt to the MULTIBUS	
	MULTIBUS backplane	Resets iSBC 554 board	
2	iSBC 554 board Sets interrupt to the MULTIBUS		
	MULTIBUS backplane	Sets interrupt to the iSBC 554 board	
3	iSBC 554 board	Clears interrupt to the iSBC 554 board	
	MULTIBUS backplane	Clears interrupt to the MULTIBUS	



lahi

municate through shared MULTIBUS system memory. As much as 128K byte of the on-board RAM on the ISBC 554 board is accessible to the host processor and the ISBC 554 board can read and write all of the 16M byte of MULTIBUS system memory.

OPERATING ENVIRONMENTS

The iSBC 554 is designed to function in any MULTIBUS system as a communication processor. It can function as both a MULTIBUS bus master or a slave. As a MULTIBUS master, it can access up to 16M Byte of host memory and 64K byte of I/O address. As a MULTIBUS slave, it occupies one location reserved for the flag byte.

MAP-NET/INA 960 R2.0 USER INTERFACES

User programs give MAP-NET/iNA 960 commands to the MAP-NET/iNA 960 R2.0 software on the iSBC 554 board via the MULTIBUS Interface Protocol (MIP). MIP is an Intel reliable process to process

message delivery protocol between MULTIBUS processors. An implementation of the MIP protocol is provided on the iSBC 554 board for communication with the host. The corresponding MIP protocol implementation will have to be provided by the user on the host side for communicating with the iSBC 554. Figure 4 illustrates how this message delivery functions. Commands are passed between the iSBC 554 and the host processor in the form of request blocks. A request block is a buffer that contains a command specification and the command parameters. Each request block (or equivalently, each command) is reliably delivered from the host processor to MAP-NET/iNA 960 R2.0 via the MIP facility. MAP-NET/iNA 960 R2.0 will extract the command information and carry out the command. After a command is done, MAPNET/iNA 960 R2.0 will use the MIP facility to return the command result to the user program. sabivoig brand Add OBSI ert (aud

iNA 960 R2.0 request blocks are in the same formats as iNA 960 commands. Refer to the iNA 960 and MAP-NET data sheets and reference manuals for more details on the iNA 960 R2.0 and MAP-NET software.





Figure 4. MAP-NETTM and iNA 960 MIP Interface





Preconfigured iNA 960 software supports the iSBC 554 COMMengine as a router (MAP/TOP) or as a transport and network communications engine. The iNA 961 package contains the iRMX 86 device driver, user interface utilities and preconfigured communications software.

MAP 2.1SXMSW preconfigured 7 layer solution supports all seven layers on the iSBC 554 COMMengine board. The layers that are located on the COMMengine includes FTAM, Directory Services, CASE, Session, Transport, Network, and the Data Link layer. In order to allow the maximum flexibility in interfacing users applications, the Network Management facility has been added. The combined layer solution provides the user with a certified, and conformance tested COMMengine, with the flexibility to modify all the system parameters.

The above preconfigured MAP product is supplied with iRMX 86 device drivers, user interface utilities and the 7 layer conformance tested software. The iSBC 554 COMMengine and software is designed to support generic operating systems and different host processors.

OPERATING SYSTEMS ENVIRONMENT

The iSBC 554 board and iNA 960 R2.0 software can function in any MULTIBUS environment. The communication between the iSBC 554 board and the host processor is entirely independent of any host operation systems. MAP-NET/iNA 960 R2.0 use the MIP protocol to interface with the host processor. MAP-NET/iNA 960 R2.0 can service multiple processes utilizing its services at the same time.

A host processor passes MAP-NET/iNA 960 R2.0 commands and buffers in the MULTIBUS system memory to the MAP-NET/iNA 960 R2.0 software. MAP-NET/iNA 960 R2.0 is responsible for updating the response fields of these commands. It is responsible for copying the user send buffer in MULTIBUS system memory into its on board buffers for transmission and for copying received messages to user buffers in MULTIBUS system memory.

ISBC® BOOT FIRMWARE USER INTERFACE

The iSBC 554 boot firmware is used to load MAP-NET/iNA 960 R2.0 or other software onto the 554 from either local MULTIBUS memory or a re-

mote network station. The firmware performs a number of local and network diagnostics.

The iSBC 554 boot firmware commands fully support the initialization of the MIP interface. The MIP interface is used by the host processor to communicate with the iNA 960 R2.0 once it is loaded and started.

DIAGNOSTICS

The iSBC 554 board offers a range of power up diagnostics designed to ensure that the 80186 processor, the memory (EPROM and RAM), and the Token Bus Interface are functioning properly.

Available Literature:

- iNA 960 Release 2.0 Programmers Reference Manual
- iNA 960 Release 2.0 Configuration Guide
- iSBC 186/51 Hardware Reference Manual
- iSBC/iSXM 552 Hardware Reference Manual
- iSBC/iSXM 552A Hardware Reference Manual
- iSBC 554 Hardware Reference Manual
- MAP-NET Programmers Reference Manual
- RMX-NET Programmers Reference Manual

ORDERING INFORMATION

HARDWARE

Part Number	Modem Frequencies/Channel Pairs			
iSBC 554-1	Transmit: 59.75 to 71.75 MHz/Ch. and 4	3		

Receive: 252 to 264 MHz/Ch. P and Q

iSBC 554-2 Transmit: 71.75 to 83.75 MHz/Ch. 4A

and 5

Receive: 264 to 276 MHz/Ch. R and S

iSBC 554-3 Transmit: 83.75 to 95.75 MHz/Ch. 6 and FM1

and i will

Receive: 276 to 288 MHz/Ch. T and U



SOFTWARE OF THE CODE	mote network station. The firmwork Description and Incest of local and Incestor of local
MAP21SXMSWRO	License for preconfigured MAP 2.1 Layers 3-7 software.
MAP21SXMSWRF	Incorporation fee for preconfigured MAP 2.1 Layers 3-7 software (licence required).
MAPNET 21RO	License for configurable MAP 2.1 layers 5-7 software.
MAPNET 21RF	
d RAM). 189 ANi de Property.	Preconfigured transport and internet software for an IEEE 802.3 to IEEE 802.4 Router.
iNA 960 R2	Configurable MAP 2.1 layers 3-4 software.
	L INA 960 Release 2.0 Proc

HARDWARE/SOFTWARE PACKAGES Code Description

MAP554NODEKIT-X Package consists of one iSBC (X = 1, 2 or 3) 554-X (X = 1, 2 or 3) and one MAP21SXMSWRF. This kit requires the prior purchase of MAP21SXMSWRO—the software license.

ORDERING INFORMATION

HARDWARE
Part Mumber Modern Frequencies/Channel Pairs
ISBC 554-1
Receive: 252 to 284 MHz/Ch. Pand Q
and 4
Transmit: 71.75 to 83.75 MHz/Ch. A
Receive: 254 to 276 MHz/Ch. A
Receive: 254 to 276 MHz/Ch. R and S
and 5
Transmit: 63.75 to 95.75 MHz/Ch. B and S
and FM1

Network Interface

Compatibility/ IEEE 802.4, Token Bus 10 Mbps Broadband

Cable Connection 75Ω Output on Type F Female Connector

Head End Operates with Remodulator Head End

Host Interface a between the fact areval on T. base

MULTIBUS® Interface Conforms to All AC and DC Requirements of the Intel MULTIBUS Specification

DC Power Required +5 VDC - 5.5A

(Maximum Excluding +12 VDC - 0.3A -12 VDC - 0.15A

Environmental

Temperature: 0°C to 60°C Operating

-40°C to +85°C Storage

Humidity: 5% to 95%, Non-Condensing, for Both Operating and Storage

OPERATING SYSTEMS ENVIRONMENT

The ISBC 554 board and INA 960 HZ.0 software can unction in any MULTIBUS environment. The communication between the ISBC 554 board and the rost processor is entirely independent of any host operation systems. MAP-NET/INA 960 RZ.0 use the MIP protocol to interface with the host processor. MAP-NET/INA 960 RZ.0 can service multiple processes utilizing its services at the same time.

A nost processor passes MAP-NET/INA 960 R2.0 commands and buffers in the MULTIBUS system memory to the MAP-NET/INA 960 R2.0 software. MAP-NET/INA 960 R2.0 is responsible for updating the response fields of these commands. It is responsible for copying the user send buffer in MULTIBUS system memory into its on board buffers for transistion and for copying received messages to user authors in MILTIBUS system memory.

ISBC® BOOT FIRMWARE USER

The ISBC 554 boot firmware is used to load MAP-MET/INA 960 R2.0 or other software onto the 554 from either local MULTIBUS memory or a reAP-NETTH COMMUNICATIONS SOFTWARE

MAP-NETTM COMMUNICATIONS SOFTWARE (MAPNET2.1 AND MAP2.1SXMSW) MEMBER OF THE OPENNETTM PRODUCT FAMILY

- Supported by OpenNET™-Map
 Hardware and Software:
 - iSBC®554 Token Bus Board
 - iNA 960 Communication Software
- MAPNET2.1 Implements ISO/OSI Layers 5-7, as Specified by Map Version 2.1
- Designed to Interface with iNA 960 Rel 2.0—Intel's Transport and Network Software for Layers 3-4.
- MAPNET2.1, iNA 960 Rel 2.0 and the iSBC®554 Map Board Provide a Seven Layer, Modular and Configurable MAP Solution Based on Intel's OpenNET Architecture.

- Provides MAP 2.1 ISO FTAM, Session, CASE, Network Management/Directory Services
- Pre-Configured to Run on Intel's ISBC 554 MAP Board
- Preconfigured Software Provides

 Layers 3-7 of the MAP 2.1

 Specifications.
- Preconfigured Map Software with the ISBC 554 Board Provides a Seven ASS Layer Turnkey Solution.

MAPNET2.1, iNA 960 Rel 2.0 and the iSBC 554 Map Board are ready-to-use building blocks for OEM suppliers of networked systems to implement ISO/OSI layers 1–7, as specified by MAP version 2.1. The Intel iSBC 554 board provides the data link and the IEEE 802.4 based physical layer for MULTIBUS® based systems. MAP-NET is designed to use the services and interface provided by Intel's iNA 960 Rel 2.0 Software package. iNA 960 Rel 2.0 provides the ISO 8473 network and ISO 8073 transport layers 3 and 4 of MAP 2.1. MAPNET2.1 provides layers 5–7 of the MAP 2.1 specifications and is designed to run on top of iNA 960 Rel 2.0 on the iSBC 554 board. Together the board and software modules provide a complete, seven layer configurable MAP solution for OEM's. The MAP-NET software is also available preconfigured with iNA 960 Rel 2.0 to run on the Intel iSBC 554 board. This preconfigured software with the board provides a complete 7 layer turnkey solution for MAP 2.1.

Figure 1. below indicates how Intel's OpenNET/MAP software and hardware products fit in the ISO/OSI reference model for MAP.




Figure 1. ISO/OSI Reference Model

FUNCTIONAL OVERVIEW

The Intel MAPNET2.1 software provides the following services specified by MAP 2.1; the session service, directory services, network management, FTAM and CASE. These services fit into the upper 3 layers of the ISO/OSI 7 layer model.

Using the Services of MAP-NET, users can initiate communications with other users on a MAP LAN, access information regarding resources available on a LAN, transfer files across a LAN and address other users on the LAN by logical names rather than numbered addresses.

MAP-NET is designed to interface with iNA 960 Rel 2.0. iNA 960 Rel 2.0 provides the network and transport protocol that is required by the map specification. Please refer to the iNA 960 data sheet for more information. The configurable software packages MAP-NET and iNA 960 Rel 2.0 are designed to run on the iSBC 554 for a complete, on-board, seven layer map COMMengine.

MAP2.1SXMSW is a preconfigured software package that incorporates the functions of MAP-NET and iNA 960 Rel 2.0. This package provides layers 3-7 and is designed to run on the iSBC 554 for a complete, on-board, seven layer, turnkey MAP COMMengine.

MAP-NETTM SESSION SERVICES

The MAPNET2.1 software implementation provides the Session services specified in the MAP version 2.1 specification. The session service is built on top of the iNA 960 Rel 2.0 transport service. iNA 960 Rel 2.0 provides the class 4 services of the ISO 8073 transport specification and the ISO 8473 network specification. The Session service supports all of the services provided by the underlying transport layer. Besides, the session layer also provides a 'graceful close' service. This service enables a user to release a session connection without the loss of any outstanding requests. The 'graceful close' feature is in addition to the 'abort' method of close provided by transport.

MAP-NETTM DIRECTORY SERVICES

The MAPNET2.1 Directory Services software maintains a database of network objects such as node names, user names, etc..., and related properties. For example, the directory services can be used to store the name of a network user and his network

MAP-NETTH COMMUNICATIONS SUFT WATE addresses as the properties associated with his name. A network user or application can query the directory service to retrieve information from this database. Users can also add or delete objects and properties from this database.

> The Directory Services provided in MAPNET2.1 does the following:

- Runs on top of CASE
- Performs name to address conversion
- Maintains a local cache of resolved names
- Provides two forms of Directory Service-Client Service Agent for Local Data Base and Directory Service Agent for Remote/Master Data Base. (Can be configured to utilize the host memory B MAPNEY2.1, IVA 960 Rel 2.0 and the

MAP-NETTM CASE THE THE PARTY OF THE PARTY OF

The MAPNET2.1 Common Application Service Elements (CASE) is built on top of the MAPNET2.1 Session Service.

CASE is designed to support all the services provided by the lower ISO layers. In addition, MAP 2.1 CASE provides name-to-address translation for the user. By the use of the CASE service, a process can make a connection request to a remote process by using only the names of the processes. CASE takes these process names supplied by the user and resolves these names into network addresses and identification utilizing the services provided by the MAPNET2.1 Directory Service.

This greatly increases the ease-of-use of network Services provided by the underlying layers.

MAP-NETTM FILE TRANSFER, ACCESS AND MANAGEMENT (FTAM)

The FTAM Software in MAPNET2.1 provides remote file transfer capability. This capability is provided by the implementation of file request 'Initiator' module and a file request 'Responder' module. The Initiator intercepts file commands from the local user and transmits them across the LAN to the Responder at the node where the target file resides. The Responder receives, interprets, and executes the command acting as a user on its local node. File transfer between nodes is made possible by the implementation of a common set of file transfer protocols defined by the ISO FTAM Specification.





The NMF meets or exceeds the MAP2.1 functionality for net management of each layer. The NMF interfaces to CASE, Session, Transport, Network, and Data Link layers. It provides three basic services:

- Read Net Management Object
- Set Net Management Object
- Event Notification ablaced and InagA solved Inails

The NMF can be configured as a Net Manager for managing local or remote Net Agents or Net Agent for use by a remote Network Manager.

- 2) Write into files on a remote node.
- 3) Read files on a remote node.
- 4) Delete files on a remote node.
- 5) Get file attibutes on a remote node.

To perform the above functions the Initiator module should be configured in the user's node and the Responder should be configured in the remote target node. MAP-NET FTAM implementation allows a node to be 1) a file Initiator only, 2) a file Responder only and 3) both an Initiator and Responder.

MAP-NETTM and iNA 960 Software

MAPNET2.1 is designed to interface with iNA 960 Rel 2.0. iNA 960 Rel 2.0 provides the transport and network layers as required by the MAP specifications. Table 1 shows some examples of functions provided by MAPNET2.1 and iNA 960 Rel 2.0.

MAP2.1SXMSW—PROCONFIGURED LAYERS 3-7 MAP 2.1 SOFTWARE

MAP2.1SXMSW preconfigured 7 layer solution supports all seven layers on the iSBC 554 MULTIBUS® based commengine board. The services that are supplied by this preconfigured software package are FTAM, Directory Services, CASE, Session, Transport and Network layers. In order to provide maximum flexibility in interfacing user applications, the network management facility has been added. The preconfigured MAP software product is supplied with iRMX®86 device drivers, user interface utilities and the 7 layer conformance tested software.

MAPNET2.1 FTAM allows a user to: OPERATING SYSTEM ENVIRONMENT

1) Create files on a remote node. Figure 2 is a layout of the complete seven layer commengine. The preconfigured MAP software is downloaded on the iSBC 554 board. The user utilities can communicate with the seven layer commengine via the MULTIBUS Interface Protocol (MIP).

> MIP is an Intel reliable process to process message delivery protocol between MULTIBUS processors. An implementation of the MIP protocol is provided on the iSBC 554 for communication with the host. The corresponding MIP/File Access Interface will have to be provided on the host side for communication with the iSBC 554. The user utilities include Directory Services, File Transfer and Net Management. The MIP/File Access Interface is available from Intel for the iRMX 86 Operating System and can be easily ported to other operating system environments.



MAP-NETTM COMMUNICATIONS SOFTWARE

Table 1. MAP2.1SXMSW and MAP-NET™/INA 960 Rel 2.0 Services

	Table I. MAP2. ISAMSW allu MAP-	NET/INA 300 Hel 2.0 Sel vices
Application layer solution sup- layer solution sup- layer solutions that are services that are layer species that are considered to the layer species that layer species that layer species the layer species that layer species that layer species with	Common Application Service Elen supports all the services provide provides name to address trans Directory Services performs name to address conv maintains local cache of resolve	files (create, read, write, delete, get file attributes) nents (CASE) ed by the lower ISO layers lation support version ed names -client Service Agent for local data base and
Presentation	Null stevnb golveb as XMM	he NWF can be configured as a Net Manager for
Session TMAMMORIV Teves etelq	Provides 'Graceful Close' "E A 'graceful Close' allows the clo requests	osing of a connection without any loss of queued vided 'Close' which aborts a connection
ren layer commen- ren layer commen- process message layer processors, otocol is provided inon with the host bess Interface will	send: send a message receive: post a buffer to receive close: close a virtual circuit Datagram send: send a datagram messag	
Network bus eldellavs a south bus maley? gruts with metays gruts	Internetworking routing between multiple lans segmentation/reassembly	MAP-NETTM and INA 980 Software APPNETS.1 is designed to interface with INA 960 and INA 960 Rel 2.0 provides the transport and setwork layers as required by the MAP specifica- cons. Table 1 shows some examples of functions
Data Link	Transmit: transmit a data link pack Receive: post a buffer to receive a Connect: make a data link logical service access point. IEEE802.4 Disconnect: disconnect a data link Change token bus address Add multicast address Delete multicast address Configure TBH	tet 0.5 is 000 A/A bas 1.5 is 1/14AM vd bestvort a data link packet connection (link 4)
Network Management	Read/Clear/Set network objects of read/clear/set local or remote of Read/Set network memory (local/oread/set memory of the local or useful in network debug process Boot consumer: requests a network load a boot file into this station Echo: Echo a packet between this another remote station on the network of the station of the network of the station on the network of the station of	MAP-NET/iNA 960 network parameters /remote): a remote station s rk boot server to







Figure 2. MAP-NETTM/MAP2.1SXMSW User Interface


Available Literature

- iNA 960 Release 2.0 Programmers Reference Manual.
- iNA 960 Release 2.0 Configuration Guide
- iNA 960/MAP-NET Installation Guide
- iSBC 186/51 Hardware Reference Manual
- iSBC/iSXM 552 Hardware Reference Manual
- iSBC/iSXM 552A Hardware Reference Manual
- iSBC 554 Hardware Reference Manual
- MAP-NET Programmers Reference Manual
- RMX-NET Programmers Reference Manual
- iNA 960/961 Rel 2.0 Data Sheet
- iSBC 554 Data Sheet
- iSBC 552A Data Sheet



NA 950 Release 2.0 Programmers Reference Manual
 Manual
 Manual
 Manual
 Manual
 Manual
 MAP-NET Programmers Reference Manual
 MAP-NET





■ TOTAL LAN SOLUTION FOR MICROSYSTEM APPLICATIONS

OpenNET is Intel's Open System strategy and product family for local area networks (LANs). XENIX-NET represents the first truly integrated department service network to provide all the necessary hardware and software to link Intel microsystems, terminals, PCs, mainframes, minis, peripherals and software in one consistent, integrated system.

XENIX-NET NETWORK FILE ACCESS FOR TRANSPARENT INTEROPERATION

XENIX-NET provides transparent network file access (NFA) and additional network services to interoperate among various nodes on the LAN. XENIX-NET NFA runs under the XENIX 3.0 operating system from Intel. There are no special operating system calls to access remote files.

Applications and users make standard XENIX file access requests such as OPEN, CLOSE, READ and WRITE. XENIX-NET NFA transparently accesses files across the network. XENIX-NET NFA determines from the file-name if the file is on a local storage device or remote across the network. Applications access remote files as if they were local; no modifications to applications software are required to run across the network.

XENIX-NET NFA makes networked microsystems look like one large integrated computer system with a single network-wide hierarchical file system.

XENIX*-NET NETWORKING OpenNET** PRODUCT FAMILY

- ▶ Complete LAN Solution based entirely on standards
- ► Multiple operating system interoperation: XENIX, MS*-DOS, iRMX**, iNDX
- Existing applications distributed without change
- ► Comprehensive network services:
- Network File Access
- Remote Job Execution
- Network XENIX Mail
- Network Administration
- Virtual Terminal
 - MS-DOS Virtual Terminal
 - Print Spooling ASSACRATE MAI TRANSCO .

■ XENIX-NET COMPLETE NETWORK SERVICES

In addition to transparent network file access, XENIX-NET makes available critical services to all nodes in a LAN providing for increased group productivity and system utilization.

Remote Job Execution. With Remote Job Execution, a user can execute a XENIX command stream at single or multiple remote nodes. Additionally, these command streams can be queued for execution at specific times throughout the day. This facility allows users to distribute and balance the workload logically throughout a network, completely utilizing the combined power of the network resources.

Network XENIX Mail. The XENIX Mail facility has been extended to transparently reach beyond a single XENIX system to remote nodes within a LAN. XENIX Mail users don't have to concern themselves with where a particular user resides on the network. Network XENIX Mail service provides the necessary routing and delivery throughout the network and through a UUCP link.

Virtual Terminal. Packaged as a separate network service, Virtual Terminal allows local XENIX users to "logon" to a remote Intel XENIX node within the network. This capability allows users to access all available resources and functions such as host communications and peripherals.

FINTEL CORPORATION, 1987

^{*}XENIX AND MS ARE REGISTERED TRADEMARKS OF MICROSOFT CORPORATION



DOS-NET Virtual Terminal. Packaged as a separate network service, DOS-NET Virtual Terminal is an MS-DOS service which allows IBM PCs and compatibles connected through the OpenNET LAN to "logon" to any remote Intel XENIX system and access the multiuser applications and services (such as mail) available in that environment.

Easy Network Administration. XENIX-NET provides a complete set of interactive network configuration and maintenance utilities. With the addition of iBASE, Intel's menu driven business shell, network administration is further simplified by giving the network administrator a "window" to all nodes residing on a sub-network. A series of screens and menus prompts the administrator through network configuration and maintenance.

Print Spooling. XENIX-NET Print Spooling provides shared access to single or multiple printers distributed throughout a network. Expensive laser and letter-quality printers, for example, can be shared among numerous users from one site and need not be duplicated at each node in the network.

OpenNET LAN STANDARDS

Intel supports and drives LAN standards and technology for the microsystems and microcommunications industries. The OpenNET product family adheres to the International Standards Organization's (ISO) seven layer Open Systems Interconnect (OSI) model. Only complete products that conform to this model and are based on open and public standards carry the OpenNET name.

ORDERING INFORMATION

■ COMPLETE NETWORK SUPPORT AND SERVICE FROM A SINGLE SOURCE

Intel takes ownership of the complete network system by offering a broad range of service and support packages.

Network consulting, planning, design and analysis is available for customers to ensure proper, cost-effective network selection and configuration.

Network installation and check-out service consolidates the complex coordination of a network installation to one vendor. Intel reduces the time to network availability by ensuring the proper functioning of all nodes on the network, including the cabling.

Intel extended hardware/software service and support agreements are designed to support both Intel and non-Intel components of a network — making Intel the single point of contact for problems or questions relating to the network.

Finally, Intel offers complete training on XENIX-NET software, as well as for the entire OpenNET product line to make network users as productive as possible.

OpenNET XENIX-NET — THE TOTAL LAN SOLUTION

No other hardware and software LAN combination integrates such a breadth of services or offers a faster or more economical path to getting networked application systems that transform personal productivity into organizational efficiency.

Complete Network-Ready Systems

Complete XENIX-NET ready systems are available from Intel. SYS310-141 comes complete with an integrated LAN controller SYS310-145 comes with an integrated LAN controller as well as an integrated mainframe Host Communication Controller for ASYNC and BYSNC communication protocols.

Any Series 300 microsystem from Intel may be upgraded to a network-ready system by adding an XNXNFAEKRIKIT option, or at initial order appending "XN" option designator for System 300 hardware configuration orders.

XENIX Networking Software and Kits

XNXNFAEKRI XENIX Networking and iNA 961 Object Software plus rights for 8 copies XENIX Networking and iNA 961 Object Software plus an iSXM 5525 Ethernet controller for pass-through product DOSNETVTSKRI PC terminal emulator that enables a PC user to "login" directly to a XENIX system running XENIX virtual terminal XNXNETVTSKRI Provides XENIX-to-XENIX virtual terminal capabilities


LAN Hardware

iSXM552 Ethernet COMMengine plus one iNA 961 Software Incorporation Fee
iMDX457 Ethernet Transceiver Cable
iMDX3015 Ethernet Transceiver

iMDX3015 Ethernet Transce iMDX3016-1 Ethernet Cable iDCM911-1 Intellink

PCLINK Includes the Network Interface Unit (NIU) add-in IEEE 802.3 "Ethernet" controller for IBM PC and compatibles, preconfigured iNA 961 ISO transport software for NIU and MS NET network file access software for PC DOS/MS-DOS PC or compatible.

OpenNET™ PERSONAL COMPUTER LINK 2



OpenNET™, MS-NET Access for the IBM™ PC

Now users of IBM™ PC AT, PC XT and other compatible computers can access Intel's OpenNET™ networking system, using Microsoft's MS-NET, through the OpenNET Personal Computer Link2 (PC Link2). An 80186/82586 microprocessor-based expansion board, PC Link2 is easily installed in a PC expansion card slot and uses only 44 K of PC memory. The software package incorporates the MS-NET and iNA 960 (ISO 8073 compatible) transport software.

OpenNET™ PERSONAL COMPUTER LINK2 FEATURES

- Runs on IBM PC AT, PC XT, and PC-DOS compatibles
- Uses standard DOS commands
- Interconnects to iRMX®, XENIX™, and VAX™/ VMS™ NDS-II NRM Systems having OpenNET server capability
- Uses ISO 8073 transport and EtherNET/ IEEE 802.3 standard communication protocols
- Intelligent high performance hardware with on-board microprocessor, 16 K bytes EPROM and 256 K bytes RAM



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

CONFIGURE SPECIALIZED PC-BASED SYSTEMS

OpenNET PC Link2 gives you the freedom to network your PCs in the most advantageous way possible, whether as consumer workstations or as file servers. PC Link2 also allows easy access to files on other operating systems, such as iNDX, XENIX, iRMX, or VAXVMS.

OpenNET PC Link2 supports iNDX, XENIX, and iRMX networking software at the application layer.

INTELLIGENT HARDWARE OFFLOADS THE HOST CPU FOR OTHER APPLICATIONS

The PC Link2 board allows the host to concentrate on your applications because it contains an on-board processor and sufficient memory to handle the communication tasks. The components on the board include:

- 80186 microprocessor, 8 MHz zero-wait-state for memory access
- 82586 LAN communications controller
- 16 K bytes EPROM
- 256 K bytes RAM shared by the PC host and the PC Link2 board
- Jumper selection for EtherNET or IEEE 802.3

Effective Self Diagnostics. Diagnostics firmware on the network controller board is invoked each time the system is initialized, both during power-up and reset. The diagnostic routine displays the EtherNET address and tests these functions:

- 80186 and 82586 microprocessors
- I/O ports
- · Shared 8 K byte memory window
- Interrupt channels
- EtherNET connection

PCLINK2 SOFTWARE PROVIDES YOU A COMPLETE SOLUTION

The network controller board performs all network communication functions for the first two layers of the ISO/OSI reference model. Layers three and four reside in the on-board iNA 960 transport software. The upper layers reside in the MS-NET networking software on the PC system.




Figure 1: ISO/OSI Reference Model and PC Link2 Products

Software provides industry standard protocols. OpenNET PC Link2 software supports the protocols adopted by Intel, Microsoft and IBM networking products. The software includes:

- MS-NET Microsoft Networks networking software 1.01, giving access to remote file servers on the network system.
- Customized iNA 960 transport layer software operating on the network controller board.

DESIGNED FOR EASY CONFIGURATION, AND EFFICIENT, TRANSPARENT OPERATION

Easily installed controller board. The network controller fits any available expansion slot of a PC system. Industry standard IEEE 802.3/EtherNET and ISO 8073 transport protocols provide compatibility with existing installed networks.

Ready for use in just three steps. To install OpenNET PC Link2 in an end-user workstation, simply follow these three steps:

- Install the network controller board and connect the PC system to an EtherNET transceiver or an Intellink module.
- Configure the software, including the name and EtherNET address assigned to the PC system.
- Define the PC system as a valid user of the remote server system.

Three-step network access. To access files, directories, or printers at remote servers on the network, follow these steps:

- Invoke the PC system's consumer networking software.
- Execute a connect-to-server command.
- · Execute standard DOS commands.

When workstations are dedicated to specific applications, the user can place these commands in a DOS batch file so that the PC system will automatically be connected to a remote server when the operating system is booted.

Powerful features aid efficient performance. OpenNET PC Link2 capabilities include:

- Remote access to any file within the server home directory including multiple subdirectories.
- Applications such as Lotus 1-2-3 can be stored on the server and accessed from the network.
- Common DOS commands are valid across the network.
 This powerful capability provides the user with access to many DOS utilities.
- Shared printer access, eliminating the need for a dedicated printer at the workstation.

OTHER ACCESSORIES ARE AVAILABLE TO PROVIDE YOU A COMPLETE NETWORK CONNECTION

IEEE 802.3 EtherNET accessories include transceivers, cables and an EtherNET cluster module to reduce the cost of your network.

EtherNET Transceiver. The N-series transceiver meets the requirements of IEEE 802.3 and EtherNET 1.0/2.0 specifications. Heartbeat, jabber, halfstep signalling and 2 KV RMS isolation voltage as specified in the IEEE 802.3/EtherNET standard are provided. The heartbeat is disabled by a simple jumper selection.

Transceiver Cables are available in two different lengths—10 and 50 meters.

The EtherNET Cluster Module, also known as Intellink, is an EtherNET-compatible network element that can be used as a means of interconnecting up to nine EtherNET stations without the need of a coaxial cable. With the addition of the Intellink Cascade Adapter, it is possible to cascade two levels of Intellinks. This will permit the interconnection of up to 81 EtherNET workstations without the need of a coaxial cable. The Intellink EtherNET Cluster Module is shown in the figure below.




Figure 2: Intellink™ EtherNET Cluster Module

HOST REQUIREMENTS

IBM PC AT. PC XT or compatible computer system 192 K system memory

MS-DOS or PC-DOS operating systems, version 3.1 or later

PHYSICAL CHARACTERISTICS

Network controller board

Width: Height: Weight:

13.315 in (33.82 cm) 4.15 in (10.54 cm) 35 oz (.99 kg)

Software

51/4 in double-density disk (360 K)

Power Requirements

+5 V at 2 A + 12 V at .5 A

Environmental Characteristics

Operating temperature: 0° to 55°C

(32° to 131°F)

Operating humidity:

Maximum of 85% relative humidity, non-condensing

Convection cooling MBTF: 49,000 hours

DOCUMENTATION

460763-001

460665-001 460992-001

MS-NET User's Guide OpenNET PC Link2 Installation Guide iNA960 Programmer's Reference Manual

460857-001

iNA960 PC LINK Programmer's Reference

Manual

450772-001

OpenNET PC LINK2 Hardware Reference Manual

IEEE 802.3/ETHERNET ACCESSORIES

iMDX457 Transceiver Cable 32.8 ft (10 m) iMDX458 Transceiver Cable 164 ft (50 m) DCM911-1 Intellink module iMDX3015F Transceiver

ORDERING INFORMATION

PCLINK2

Intelligent Network interface adapter Software:

· MS-NET.

• iNA960

PC/XT card support Cable mounting hardware MS-NET User's Guide OpenNET PC Link2 Installation Guide

PCLINK2BD

Intelligent Network interface adapter Software: iNA960rl PC/XT card support Cable mounting hardware 12, 508 3235 brackets a second

OpenNET PC Link2 Installation Guide

IBM is a registered trademark of the International Business Machines Corporation. XENIX, Microsoft, and MS-DOS are registered trademarks of the Microsoft Corporation. OpenNET is a registered trademark of Intel Corporation. VAX and VMS are trademarks of Digital Equipment Corporation.

MAP NETWORKING SOFTWARE



COMPLETE SEVEN-LAYER SOLUTION FOR BUILDING MAP

Intel's MAP solution provides all seven-layers of the industry-standard ISO/OSI Manufacturing Automation Protocol (MAP) for both Broadband and EtherNET® environments. Included are human and programming interfaces to Intel's iRMX® 86 and iRMX 286 real-time operating systems. The Intel MAP solution comes preconfigured or configurable, to allow you to change parameters as necessary. In addition Intel provides multiple implementation methods to get started with MAP. The local data started with MAP. The local data started with MAP. software architecture allows an easy port to other custom operating systems.

STANDARD INTEL MAP-NET™ SOFTWARE FEATURES: Itselfus mode callular mode

- · Provides layers 3 through 7 of the industrystandard ISO/OSI Manufacturing Automation Protocol (MAP) local area network (LAN) for multi-vendor interoperability
- Provides a seven-layer turnkey solution for MAP Broadband
- · Provides a seven-layer turnkey solution for developing "MAP" applications on an EtherNET network
- Choice of three implementation methods, including MAP on Broadband, "MAP" on EtherNET and the co-existence of Broadband and EtherNET networks
- · Multiple application-layer functions, including CASE, FTAM, Directory Services and Network Management
- Human and programming interfaces for iRMX 286 and iRMX 86 real-time operating
- · Modular architecture for easy configuration and implementation



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these desires from Intel.

THE INTEL MAP-NET™ TOOLKIT FOR DESIGNING NETWORKED FACTORY APPLICATIONS

The Intel MAP solution is comprised of three modules: MAP·NET™ 2.1 networking software, iNA 960 (R2.0) transport and network software, and the iSBC™ 554 MAP board. Together, these three modules provide all seven layers of the ISO/OSI reference model of the Manufacturing Automation Protocol, version 2.1. MAP·NET 2.1 software provides layers five through seven; iNA 960 provides layers three and four; and the iSBC 554 MAP board provides layers one and two (see Figure 1).

Intel's MAP software is easily configured for use on Intel's iSBC 554 (IEEE 802.4) and iSBC 552A (IEEE 802.3 or EtherNET) intelligent communication controllers. This configurability makes it possible to implement MAP applications on existing EtherNET cables on MAP Broadband cables, as well as to easily change parameters such as the number of virtual circuits. Since the application interface remains constant in both environments, you can migrate from one media to another without changing a single line of your application software. Intel MAP software is also available preconfigured, for quick and easy implementation.

Intel MAP software contains both human and programmatic interfaces for the iRMX 86 and 286 real-time operating systems. In addition, the software is designed with minimal dependence on the host operating system, so it can be ported easily to other operating environments.

MAP-NET™ APPLICATION LAYER FUNCTIONS

MAP-NET 2.1 software from Intel provides the following MAP application-layer functions:

- Common Application Service Elements (CASE)
- Application subsystem interface
- File Transfer, Access and Management (FTAM)
- Directory Services
- Network Management functions

The MAP-NET 2.1 Common Application Service Elements (CASE), built on top of the MAP-NET 2.1 Session Service, greatly simplify the use of network services provided by underlying MAP layers. The CASE service allows a process to make a connection request to a remote process by using only the names of the processes. MAP-NET CASE takes process names supplied by the user and resolves them into network addresses and identification using MAP-NET Directory Services.

Application Subsystem Interfaces. Intel's MAP products provide both human and programming interfaces to iRMX 86 (R7.0) and iRMX 286 (R2.0). This allows you to quickly exercise application-level functions from either a terminal or an application program. The software allows you to interface to other layers (for example, Transport or Data Link) for special application requirements. The application level interface to all layers of the reference model is the same.

FILE Transfer, Access and Management (**FTAM**). The FTAM software in MAP-NET 2.1 provides remote file transfer capability by providing the file request Initiator and Responder modules. The Initiator intercepts file commands from the local user and transmits them across the LAN to the Responder, which receives, interprets and executes the command. The FTAM server and consumer functions reside on-board on top of the session layer. The host-dependent file access interface is provided for iRMX 86 (R7.0) and iRMX 286 (R2.0).

Directory Services. The MAP-NET 2.1 directory services software maintains a database of network objects such as node-names, user names and related properties, used to perform name-to-address conversions. For example, you might use Directory Services to store the name of a network user and his network address as the properties associated with his name. Another network user or application can then query the Directory Service to retrieve, add or delete information from this database.

Directory Services provide two methods of access, depending on the size of the host memory pool: Client Service Agent for local database, and Directory Service Agent for remote/master database.




Figure 1: ISO/OSI Reference Model and Intel's MAP Products

Network Management Functions (NMF). The MAP-NET network management functions interface to the CASE, session; transport, network and data link layers. Three basic Net Management functions are provided: read net management object, set net management object, and event notification. The NMF can be configured as a net manager or as a net agent. The net manager interfaces with local or remote net agents in order to manage the entire network.

MAP-NET™ SESSION LAYER SERVICES

MAP.NET 2.1 provides all the ISO session services required by MAP 2.1. These session services are built on top of Intel's iNA 960 Transport service, providing ISO 8073 Transport (Class 4) and ISO 8473 network services.

In addition to supporting all the services provided by the underlying transport layer, the MAP-NET session layer provides "graceful close." This enables users to release a session connection without losing any outstanding requests. The "graceful close" feature complements the standard "abort" closure method.

TRANSPORT AND NETWORK LAYER SERVICES

Intel's iNA 960 R2.0 provides the ISO 8073 transport and ISO 8473 network services as required by MAP 2.1. iNA 960 R2.0 and the iSBC 554 Broadband controller board have successfully passed the MAP conformance tests conducted by the Industrial Technology Institute (ITI). Table 1 lists the services provided by iNA 960. For more information, please refer to the iNA 960 data sheet.

OPERATING SYSTEM ENVIRONMENT

Figure 2 shows the complete seven-layer Intel MAP solution. Once preconfigured MAP software is downloaded on the iSBC 554 or iSBC 552A board, the application interfaces on the host are used to communicate with the controller board. Messages are passed between the host and the communications controller via the MULTIBUS® Interface Protocol (MIP). The MIP is a reliable mechanism for processing message delivery protocols for MULTIBUS systems.

An implementation of the MIP protocol is provided on the iSBC 554 and iSBC 552A for communication with the host. A corresponding MIP/file access interface has to be provided on the host side for communication with the controller board.

The MIP/file access interface is available from Intel for the iRMX operating system and can be ported to other operating system environments.

PRECONFIGURED LAYERS 3-7 MAP 2.1 SOFTWARE

The MAP 2.1 preconfigured solution supports all seven layers on the iSBC 554 MULTIBUS-based board. The services supplied by this preconfigured software package are FTAM. Network Management functions. Directory Services, CASE. Session, Transport and Network layers. The preconfigured MAP software product is supplied with iRMX 86 and 286 device drivers, user interface utilities and the conformance-tested software. In addition, MAP-NET includes preconfigured software for both the iSBC 554 and iSBC 5524 communication controllers.




Figure 2: MAP-NET 2.1 User Interface

THREE WAYS TO GET STARTED WITH MAP

INTEL offers three methods for getting started with MAP; complete broadband MAP, MAP on EtherNET, and MAP broadband/EtherNET compatibility.

MAP Development Starter Kit. Intel's MAP Starter Kit allows you to begin learning and developing MAP broadband applications. This kit provides a low-cost, turnkey MAP development network with on-site installation and extended (12 months) software support to assist you during the application development cycle. The two node Starter Kit has been engineered to allow you to easily expand the network to eight nodes. Each node provides a complete seven-layer MAP solution, including network management. FTAM, Directory Services, CASE and application-level interfaces for all functions. The MAP Development Starter Kit documentation includes programming examples, a user's manual for layers five through seven, and a programmer's reference manual for layers three and four.

MAP application development on IEEE 802.3. "MAP on EtherNET" is intended for those users wanting to develop MAP-compatible software for use on existing EtherNET cables. When you install a broadband cable, you can migrate your EtherNET application to MAP broadband without changing a single line of code. That's because Intel's MAP software is configurable on both IEEE 802.3 and 802.4-based controllers, having the same programming interface. Preconfigured software for both the iSBC 554 (IEEE 802.4) and the iSBC 552A (IEEE 802.3) is available from Intel.

Co-existence of MAP and IEEE 802.3
networks. For existing 802.3 plant networks such as EtherNET, Intel provides the hardware and software needed to configure a "Router" to connect your existing network and MAP. The router hardware consists of the iSBC 554 and the iSBX 586 communications controllers for connection to a 10 MPBS 802.4 (MAP) and 802.3 (EtherNET) network, respectively. The inter-networking protocol is provided by Intel's preconfigured iNA 961 (R2.0): Intel's implementation of the ISO Internet and Transport layers.

Application	delete, get file attributes)		
	Common Application Service Elements (CASE): supports all the services provided by the lower ISO layers; provides name to address translation support		
urk lagers applied water continue	Directory Services: performs name to address conversion; maintains local cache of resolved names; two forms of Directory Service—client Service Agent for local data base and directory Service Agent for remote (master) data base		
Presentation	2016 I USUS THE SETVICES PROVIDED BY INA 360. FOR MORE		
Session	Implements subset of ISO session 8327 specified by the MAP 2.1 specifications. Provides 'Graceful Close'; 'Graceful Close' allows the closing of a connection without any loss of queued requests; it enhances the transport provided 'Close' which aborts a connection		
Transport	Virtual circuit open: establish a virtual circuit database; send connect: actively try to establish a virtual connection; await connect: passively awaits the arrival of a connection request; send: send a message; receive: post a buffer to receive a message; close: close a virtual circuit Datagram send: send a datagram message; receive: post a buffer to receive a datagram message		
Network	Internetworking: routing between multiple lans; segmentation/reassembly; user defined routing tables Multiple subnets supported: user supplied: 802.3, 802.4		
Data Link	Transmit: transmit a data link packet Receive: post a buffer to receive a data link packet Connect: make a data link logical connection (link service access point. IEEE802.4) Disconnect: disconnect a data link logical connection Change token bus address Add multicast address Delete multicast address Configure TBH		
Network Management	Read/Clear/Set network objects (local/remote): read/clear/set local or remote MAP-NET/iNA 960 network parameters Read/Set network memory (local/remote): read/set memory of the local or a remote station; useful in network debug process Boot consumer: requests a network boot server to load a boot file into this station Echo: Echo a packet between this station and another remote station on the network		

Table 1: iNA 960 Services

INTEL SUPPORT

Intel's MAP solution comes with full software support, including software updates and phone service for application development. Intel's MAP experts are never more than a phone call away. Intel application support includes regularly published hardware and software application articles, troubleshooting guides, responses to Software Problem Reports (SPRs), regular software and documentation updates, access to Intel's Insite User's Program Library and our Technical Information Phone Service (TIPS).

MAP software obtained from Intel requires the completion of an Intel Master Software License and may not be a distributed in or outside your company.

ORDERING INFORMATION

HARDWARE		
Part Number	Modem frequencies/channel pairs	
ISBC 554-1	Transmit: 59.75 to 71.75 MHz/Ch. 3 and 4 Receive: 252 to 264 MHz/Ch. P and Q	
iSBC 554-2	Transmit: 71.75 to 83.75 MHz/Ch. 4A and 5 Receive: 264 to 276 MHz/Ch. R and S	
ISBC 554-3	Transmit: 83.75 to 95.75 MHz/Ch. 6 and FM1 Receive: 276 to 288 MHz/Ch. T and U	
SOFTWARE		
Code	Description	
MAP21SXMRO	License for Map 2.1 layers 3-7 software preconfigured for iSBC 554 and 552 boards. Support for iRMX 86 (7.0) and iRMX 286 (2.0) operating systems.	
MAP21SXMRF	Incorporates fee for preconfigurable MAP 2.1 layers 3-7 software. Media included with license only.	
MAP-NET21RO	License for configurable MAP 2.1 layers 5-7 software.	
MAP-NET21RF	Incorporates fee for preconfigurable MAP 2.1 layers 5-7 software. Media included with license only.	
iNA 961 R2	Preconfigured transport and internet software for IEEE 802.3 to IEEE 802.4 router.	
iNA 960 R2	Configurable MAP 2.1 layers 3-4 software	
MAP KITS		
Kit name	Description	
MAP310BBKIT	Two-node MAP broadband development starter kit for use with MULTIBUS I systems and iRMX 86 operating systems, languages and utilities (EMAPBBKIT -1, -3 for 240 VAC power).	
MAPBBKIT -1, -3	Two-node MAP broadband development starter kit to retrofit with existing MULTIBUS I systems (EMAPBBKIT -1, -3 for 240 VAC power).	
MAP554NODE- KIT -1, -3	MAP broadband node expansion kit.	

AVAILABLE LITERATURE

MAP Network Development Starter Kits (order #280432-001) iSBC/iSXM 552A Hardware Reference Manual (order #149228-001) iSBC/iSXM 552A Hardware Reference Manual (contact your nearest Intel sales office) is a specific by the property of the


CREDITS

MULTIBUS and iRMX are registered trademarks of Intel Corporation.

MAP-NET, iSBC and OpenNET are trademarks of Intel Corporation.

EtherNET is a registered trademark of Xerox Corporation.

wednesd fort	Hodem frequencles/choanel pairo
i880 554 t	
	License for Map 2.1 layers 3-7 software preconfigured for ISBC 584 and 552 boards. Support for iRMX 86 (7.0) and iRMX 286 (2.0) operating systems.
MA manac	Description
	Two-node MAP broadband development starter kit for use with MULTIBUS I systems and IRMX 86 operating systems, languages and utilities (EMAPBBKIT -1, -3 for 240 VAC power).



COMPLETE KITS FOR DEVELOPING MAP APPLICATIONS

The Manufacturing Automation Protocol (MAP) is a set of communication standards based on the seven-layer Open Systems Interconnection reference model from the International Standards Organization (ISO). MAP standards enable computers and other intelligent devices to work together in a multi-vendor factory setting.

The Intel MAP Development Starter Kit is a complete hardware/software/support kit for developing MAP applications, particularly at entry or pilot stages. In one package, from one vendor, you get all the broadband hardware, software, on-site installation and extended software support you need to establish a functional two-node MAP network and begin application development. The network can be easily expanded to support up to eight nodes.

The MAP Development Starter Kit includes two MAP Communications Boards (iSBC™ 554-X); a Head-End Remodulator; MAP communications software; a Cable Starter Kit containing coaxial cables, connectors, splitters, taps and terminators; complete documentation. Optional high-performance MULTIBUS® I based 310 systems and Real-Time Multitasking operating systems (RMX™), are available as hosts for the iSBC-554 Communications hardware.

FEATURES:

- Broadband hardware/software kit for application development and testing on a MAP Network
- Provides all seven layers of the ISO/OSI MAP protocol for multi-vendor interoperability.
- Preconfigured software with application level interfaces
- Support for iRMX® 86 and iRMX® 286 realtime operating systems
- · Requires no special broadband expertise
- On-site installation for fast start-up
- 12-month software support for assistance during your development cycle, software updates, etc.



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel

PREINTEGRATED SOFTWARE, ON-SITE INSTALLATION, AND EXTENDED SUPPORT ENSURES FAST START-UP

All components of the MAP Development Starter Kit have been fully integrated by Intel, so you don't have to. On-site installation means fast start-up, and a full year of software support implementation.

The MAP Development Starter Kit allows OEMs and end users to become quickly productive in understanding, evaluating and developing MAP applications using Intel's MAP networking products. The MAP Development Starter Kit is designed for applications experts who don't have time to become broadband experts. You need no broadband expertise whatsoever to implement, tune and calibrate a development MAP network from Intel. Instead, you concentrate on your application and let Intel worry about connectivity.

COMPLETE SEVEN-LAYER MAP IMPLEMENTATION

Intel's MAP Development Starter Kit provides all seven layers of the ISO MAP model, including network management functions and application-level interfaces. The ISBC 554 provides on-board execution of all seven MAP layers in compliance with MAP networking standards. The functions that execute on-board are:

- IEEE 802.4 Physical and Media Access Control (MAC) layers
- IEEE 802.2 Class 1 Logical Link Controller (LLC)
- ISO Internet Network Layer
 Iso Internet Network Layer
- ICO Class IV Transport Layer
- ISO Session Kernel
- Common Application Service Elements (CASE)
- File Transfer, Access and Management (FTAM)
- · Directory Services of house and most agradant and of a
- Network Management

Software for layers three through seven is preconfigured by Intel to execute on the iSBC 554 board and supports downloading of network protocols and services from a MULTIBUS host running the iRMX 86 or 286 operating system. For easy connection to your application, there are full application-level interfaces for CASE. FTAM. network management and directory services. Intel's MAP software allows you to access all seven layers, independently and asynchronously.

Support for IRMX® 86 and IRN X® 286 real-

THE HEAD-END REMODULATOR

The Head-End Remodulator is a 19-inch rack-mountable unit that serves as the central transmission facility for your 10 MBPS MAP network. The Remodulator provides:

- · Adjustable output level and input attenuation
- · LEDs for power, carrier sense, and data detection
- Monitoring of output level for adjusting the transmit level and calibration

"HOW TO" DOCUMENTATION WRITTEN FOR THE APPLICATIONS ENGINEER

The MAP Development Starter Kit is geared toward the applications engineer, not the communications expert. Included as part of the kit are the MAP Starter Kit Guide, the MAP User's Guide for layers 5 through 7 and the Programmer's Reference Manual for the Transport and Network layers. A wealth of additional Intel manuals, data sheets and application notes on related Intel products are available for reference or additional reading.

FULL-YEAR SOFTWARE SUPPORT

The MAP Development Starter Kit comes with 12 months of extended software support, including software updates, and phone support for application development. Intel's software experts are never more than a phone call away. Intel's application support includes regularly published hardware and software application articles; troubleshooting guides; responses to Software Problem Reports (SPRs): regular software and documentation updates; access to Intel's Insite User's Program Library and our Technical Information Phone Service (TIPS).

SOFTWARE LICENSING

Software obtained with the MAP Development Starter Kit requires the completion of an Intel Master Software License and may not be distributed either within or outside your company.




Figure 1: MAP Development Starter Kit—MAPBBKIT-1, -3

ORDERING INFORMATION and all all damped a side of the material of the material

Part Number Oty	Description	
MAPBBKIT-X (X = 1 or 3)	Two-Node MAP Broadband Development Starter Kit To Retrofit Systems. Includes the following items:	with Existing MULTIBUS I
2	iSBC 554-X MAP Board with 10 MBPS, RF Modem For Layers	1 and 2.
	X = 1 Channel Pairs 3'/4'/P/Q X = 3 Channel Pairs 6'/FM1'/T/U	
	License For Preconfigured Layers 3 To 7 MAP 2.1 Software (MA) and 286 based MAP software is included.	AP21SXMRO). iRMX 86
2	Incorporation Fee For Layers 3 To 7 MAP 2.1 Software (MAP21	SXMRF).
	19" Rack-Mountable 120 VAC Head-End Remodulator (For a 24 Remodulator order EMAPBBKIT-X).	10 VAC Head-End
	Starter Kit Network Cable Assembly*	
P 2 Fishware Required	System 310 Internal Cable Assembly including the following iter	ms:
	25 feet Coax Drop Cable, RG-6, for use between network tap 10 inches Coax Internal Cable, RG-6, for use between iSBC 5 I/O panel adaptor (2). I/O Adaptor for Multibus System Back Panel (2).	
	Note: 1. On-Site installation included. 2. Extended 12-Month MAP Software Support Included.	

2. iRMX 86 (Release 7.0) or iRMX 286 with software support.

Prerequisites: 1. Two Multibus based 310 systems

MAP310BBKIT-X Two-Node MAP Broadband Development Starter Kit with Multibus Systems, iRMX 86 (X = 1 or 3)Operating System, Languages and utilities: Includes the following items: 310-401 Multibus based systems including the following: System 310 Chassis 320 KB Diskette Drive 40 MB Winchester Drive 1 MB Memory iRMX 86 Operating System with Languages and utilities. iSBC 554-X MAP Board with 10 MBPS, RF Modem For Layers 1 and 2. X = 1 Channel Pairs 3'/4'/P/OX = 3 Channel Pairs 6'/FM1'/T/U License For Preconfigured Layers 3 To 7 MAP 2.1 Software (MAP21SXMR()). iRMX 86 and 286 based MAP software is included. Incorporation Fee For Layers 3 To 7 MAP 2.1 Software (MAP21SXMRF). Complete User Documentation MAP-NET User's Guide MAP Starter Kit Guide iNA 960 Programmer's Reference Manual 19" Rack-Mountable 120 VAC Head-End Remodulator. (For a 240 VAC Head-End Remodulator order EMAP310BBKIT-X). Starter Kit Network Cable Assembly* System 310 Internal Cable Assembly including the following items: 25 feet Coax Drop Cable, RG-6, for use between network tap and network node (2). 10 inches Coax Internal Cable, RG-6, for use between iSBC 554-X and Multibus System Two-Node MAP Broadband Devol. (2), 'sved bandband 9AM aboviour I/O Adaptor for Multibus System Back Panel (2). Note: 1. Appropriate Connectors included for all cables. S. Las I Royal 101 2. On-Site installation included. AM / 4-23 3. Extended 12-Month MAP and iRMX 86 Software Support included. Related Products MAP554NODEKIT-X MAP Broadband Node Expansion Kit. Includes the following items: iSBC 554-X MAP Board with 10 MBPS, RF Modem For Layers 1 and 2. X = 1 Channel Pairs 3'/4'/P/QX = 3 Channel Pairs 6'/FM1'/T/U Incorporation Fee For Layers 3 To 7 MAP 2.1 Software (MAP21SXMRF). 25 feet Coax Drop Cable, RG-6, for use between network tap and network node. 10 inches Coax Internal Cable, RG-6, for use between iSBC 554-X and Multibus System 19" Rack Mountable 120 VAC Head-End R. Jane OVI 018 I/O Adaptor for System 310 Back Panel Note: 1. Appropriate Connectors included for all cables. 2. Prior Purchase of License For Preconfigured MAP 2.1 Software Required (MAP21SXMRO). *Starter Kit Network Cable Assembly consists of: 25 feet RG-6 Coax Trunk Cables (2). 3 feet RG-6 Coax Cables between Head-End Remodulator and Diplex Filter (2). Diplex Filter (1). Four-Way Taps (2). 75 ohm Terminator for unused tap outputs (7). Fixed Attenuator (1).

WARRANTY INFORMATION

The MAP Communications Board (iSBC 554-X), Head-End Remodulator and Cable Starter Kit are covered by Intel's standard 90-day return-to-vendor warranty.

RELATED LITERATURE

iSBC 554-X Data Sheet (Intel Order #231594-002)

iNA 960 Data Sheet (Intel Order *230777-003) for the Transport and Network Layers

iSBC 554-X Hardware Reference Manual (Intel Order *149229-001)

WARRA BASELY TWENT A SEED AVERNI

The MAP Communications Board (ISBC 554-X). Head End Remodulator and Cable Starker Kit are covered by Intol's standard 90-day return to rendor warranty.

RELATED LITERATURE

SBC 554-X Data Sheet (Intel Order #231594-002)

NA 960 Data Sheet (Intel Order #230777-003) for the Transport and Network Layers

(SBC 554X Hardware Reference Manual florel Order *149229-001)

Serial Communication Boards and Software


8

Serial Communication Boards and Software

- Three HDLC/SDLC Half/Full-Duplex
 Communication Channels—Optional
 ASYNC/SYNC on Two Channels
- Supports RS232C (Including Modem Support), CCITT V.24, or RS422A/449 Interfaces
- On-Board DMA Supports 800K Baud Operation
- Self-Clocking NRZI SDLC Loop Data Link Interface
 - Point-to-Point
 - Multidrop on breed ROOA SAVES DESI and
- Software Programmable Baud Rate Generation

- 8088 (8088-2) Microprocessor Operates at 8 MHz
- iSBC® 337 Numeric Data Processor
 Option Supported
- 16K Bytes Static RAM (12K Bytes Dual-Ported)
- Four 28-Pin JEDEC Sites for EPROM/ RAM Expansion; Four Additional 28-Pin JEDEC Sites Added with iSBC® 341 Board
- **Two iSBX™ Bus Connectors**
- MULTIBUS® Interface Supports Multimaster Configuration

The iSBC 88/45 Advanced Data Communications Processor (ADCP) Board adds 8 MHz, 8088 (8088-2) 8-bit microprocessor-based communications flexibility to the Intel line of OEM microcomputer systems. The iSBC 88/45 ADCP board offers asynchronous, synchronous, SDLC, and HDLC serial interfaces for gateway networking or general purpose solutions. The iSBC 88/45 ADCP board provides the CPU, system clock, EPROM/RAM, serial I/O ports, priority interrupt logic, and programmable timers to facilitate higher-level application solutions.





FUNCTIONAL DESCRIPTION

Three Communication Channels

Three programmable HDLC/SDLC serial interfaces are provided on the iSBC 88/45 ADCP board. The SDLC interface is familiar to IBM system and terminal equipment users. The HDLC interface is known by users of CCITT's X.25 packet switching interface.

One channel utilizes an Intel 8273 controller to manage the serial data transfers. Accepting the 8-bit data bytes from the local bus, the 8273 controller translates the data into the HDLC/SDLC format. The channel operates in half/full-duplex mode.

In addition to the synchronous mode, the 8273 controller operates asynchronously with NRZI encoded data which is found in systems such as the IBM 3650 Retail Store System. An SDLC loop configuration using iSBX 352 and iSBC 88/45 products is shown in Figure 1.

The two additional channels utilize the Intel 8274 Multi-Protocol Serial Controller (MPSC). The MPSC provides two independent half/full-duplex serial channels which provide asynchronous, synchronous, HDLC or SDLC protocol operations. The sync and async protocol operations are commonly used to communicate with inexpensive terminals and systems.

The three serial channels of the iSBC 88/45 ADCP board offer communications capability to manage a gateway application. The gateway application, as shown in Figure 1, manages diverse protocol requirements for data movement between channels. Typical protocol management software layers im-

plemented by the user include SNA terminal interfaces to IBM systems.

On-Board DMA

For high-speed communications, one MPSC channel has a DMA capacity to support an 800K baud rate. The second channel attached to the MPSC is capable of simultaneous 800K baud operation when configured with DMA capability, but is connected to an RS232C interface which is defined as 20K baud maximum. Figure 2 shows an RS422A/449 multidrop application which supports high-speed operation.

Interfaces Supported

The iSBC 88/45 ADCP board provides an excellent foundation to support these electrical and diverse software drivers protocol interfaces. The control lines, serial data lines, and signal ground lines are brought out to the three double-edge connectors. Figure 3 shows the cable to connector construction. Two connectors are pre-configured for RS422A/449. All three channels are configurable for RS232C/CCITT V.24 interfaces as shown in Table 1

Table 1. iSBC® 88/45 Supported Configurations

Connection	Synchronous		Asynchronous		
Commedian	Modem	Direct	Modem*	Direct	
Point-to-Point	X**	X	X	X	
Multidrop	X	X	X	X	
Loop	N.A.	N.A.	C (Only)	C (Only)	

^{*}Modem should not respond to break.

^{**}Channels A, B, and C denoted by X.




Figure 1. iSBC® 88/45 Gateway Processor Example






Figure 2. Synchronous Multidrop Network Configuration Example—RS422A




Figure 3. Cable Construction and Installation for RS232C and RS422A/449 Interface



Self Clocking Point-to-Point Interface

The iSBC 88/45 ADCP board is used in an asynchronous mode interface when configured as shown in Figure 4. The point-to-point RS232C example uses the self-clocking mode interface for NRZI encoding/decoding of data. The digital phase-lock loop allows operation of the interface in either half-duplex or full/duplex implementation with or without modems.




Figure 4. Self-Clocking or Asynchronous Pointto-Point Modem Interface Configuration Example—RS232C

Synchronous Point-to-Point Interface

Figure 5 shows a synchronous point-to-point mode of operation for the iSBC 88/45 ADCP board. This RS232C example uses a modem to generate the receive clock for coordination of the data transfer. The iSBC 88/45 ADCP board generates the transmit synchronizing clock for synchronous transmission.




Figure 5. Synchronous Point-to-Point Modem Interface Configuration Example—RS232C

Central Processing Unit

The central processor for the iSBC 88/45 Advanced Data Communications Processor board is Intel's iAPX 8088 microprocessor operating at 8 MHz. The microprocessor interface to other functions is illustrated in Figure 6. The microprocessor architecture

ture is designed to effectively execute the application and networking software written in higher-level languages.

This architectural support includes four 16-bit byte addressable data registers, two 16-bit memory base pointer registers and two 16-bit index registers. These registers are addressable through 24 different operand addressing modes for comprehensive memory addressing and for high-level language data structure manipulation.

The stack-oriented architecture readily supports Intel's iRMX executives and iMMX multiprocessing software. Both software packages are designed for modular application programming. Facilitating the fast inter-module communications, the 4-byte instruction queue supports program constructs needed for real-time systems.

Since programs are segmented between pure procedure and data, four segment registers (code, stack, data, extra) are available for addressing 1 megabyte of memory space. These registers contain the offset values used to address a 64K byte segment. The registers are controlled explicitly through program control or implicitly by high-level language functions and instructions.

The real-time system software can also utilize the programmable timers as shown in Table 2 and various interrupt control modes available on the ADCP board to have responsive and effective application solutions.

Table 2. Programmable Timer Functions

Function	Operation	
Interrupt on Termina Count	An interrupt is generated on terminal count being reached. This function is useful for generation of real-time clocks.	
Rate Generator	Divide by N counter. Based on the input clock period, the output pulse remains low until the count is expired.	
Square Wave Generator	Output remains high for one- half the count, goes low for the remainder of the count.	
Software Triggered Strobe	Output remains high until count expires, then goes low for one clock period.	



Numeric Data Processor Extension

The 8088 instruction set includes 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD, and unpacked ASCII data. For enhanced numerics processing capability, the iSBC 337 MULTI-MODULE Numeric Data Processor extends the 8088 architecture and data set.

The extended numerics capability includes over 60 numeric instructions offering arithmetic, trigonometric, transcendental, logarithmic, and exponential instructions. Many math-oriented applications utilize the 16-, 32-, and 64-bit integer, 32- and 64-bit floating point, 18-digit packed BCD, and 80-bit temporary data types.

16K Bytes Static Ram

The iSBC 88/45 ADCP board contains 16K bytes of high-speed static RAM, with 12K bytes dual-ported which is addressable from other MULTIBUS devices. When coupled with the high-speed DMA capability of the iSBC 88/45 ADCP board, the dual-ported memory provides effective data communication buffers. The dual-ported memory is useful for interprocessor message transfers.

Interrupt Capability

The iSBC 88/45 ADCP board provides nine vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line. The additional eight interrupt levels are vectored via the Intel 8259A Programmable Interrupt Controller (PIC). As shown in Table 3, four priority processing modes are available to match interrupt servicing requirements. These modes and priority assignments are dynamically configurable by the system software.

Table 3. Programmable Interrupt Modes

Mode and	MAR based Operation		
Nested	Interrupt request line priorities fixed; interrupt 0 is the highest and 7 is the lowest.		
Auto-Rotating	The interrupt priority rotates; once an interrupt is serviced it becomes the lowest priority.		
Specific Priority	System software assigns lowest level priority. The other levels are sequenced based on the level assigned.		
Polled	System software examines priority interrupt via interrupt status register.		




Figure 6. Block Diagram of the ISBC® 88/45 ADCP Board





Listed in Table 4 are the devices and functions supported by interrupts on the iSBC 88/45 ADCP board. All interrupt signals are brought to the interrupt jumper matrix. Any of the 23 interrupt sources are strapped to the appropriate 8259A PIC request level. The PIC resolves requests according to the software selected mode and, if the interrupt is unmasked, issues an interrupt to the CPU.

EPROM/RAM Expansion

In addition to the on-board RAM, the iSBC 88/45 ADCP board provides four 28-pin JEDEC sockets for EPROM expansion. By using 2764 EPROMs, the board has 32K bytes of program storage. Three of the JEDEC standard sockets also support byte-wide static RAMs or iRAMs; using 8K x 8 static RAMs provides an additional 24K bytes of RAM.

Inserting the optional iSBC 341 MULTIMODULE EPROM expansion board onto the iSBC 88/45 ADCP board provides four additional 28-pin JEDEC sites. This expansion doubles the available program storage or extends the RAM capability by 32K bytes.

ISBXTM MULTIMODULETM Expansion

Two 8-bit iSBX MULTIMODULE connectors are provided on the iSBC 88/45 microcomputer. Through these connectors, additional iSBX functions extend the I/O capability of the microcomputer. The iSBX connectors provide the necessary signals to interface to the local bus.

In addition to specialized or custom designed iSBX boards, the customer has a broad range of Intel iSBC MULTIMODULEs available, including parallel I/O, analog I/O, iEEE 488 GPIB, floppy disk, magnetic bubbles, video, and serial I/O boards.

The serial I/O MULTIMODULE boards include the iSBX 351 (one ASYNC/SYNC serial channel) the iSBX 352 (one HDLC/SDLC serial channel) and the iSBX 354 (two SYNC/ASYNC, HDLC/SDLC serial channels) boards. Adding two iSBX 352 MULTIMODULE boards to the iSBC 88/45 ADCP provides a total of five HDLC/SDLC channels.

MULTIBUS® Multimaster Capabilities

OVERVIEW

The MULTIBUS system is Intel's industry standard microcomputer bus structure. Both 8- and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data lines. In addition to expanding functions contained on a single board computer (e.g., memory and digital I/O), the MULTIBUS structure allows very powerful distributed processing configurations with multiple processors, intelligent slaves, and peripheral boards.

Multimaster Capability

The iSBC 88/45 ADCP board provides full MULTIBUS arbitration control logic. This control

Table 4. Interrupt Request Sources

Device	Function Clare Sea Sea Sea Sea Sea Sea Sea Sea Sea Se	No. of Interrupts
MULTIBUS Interface	Select 1 interrupt from MULTIBUS resident peripherals or other CPU boards.	8
8273 HDLC/SDLC Controller	Transmit buffer empty and receive buffer full	2
8274 HDLC/SDLC SYNC/ASYNC Controller	Software examines register for status of communication operation	1
8254-Timer	Counter 2 of both PIT devices	2
iSBX Connectors	Function determined by iSBX MULTIMODULE Board (2 interrupts per socket)	4
Bus Fail Safe Timer	Indicates MULTIBUS addressed device has not responded to command within 4 msec	1
Power Line Clock	Source of 60 MHz signal from power supply	1
Bus Flag Interrupt	Flag interrupt in byte location 1000H signals board reset or data handling request	2
iSBC 337A Board	Numeric Data Processor generated status information	1
8237A-5	Signals end of 8237 DMA operation	1 -



logic allows up to three iSBC 88/45 ADCP boards or other bus masters, including iSBC 286, iSBC 86 and iSBC 86 family boards to share the system bus using a serial (daisy chain) priority scheme. By using an external parallel priority decoder, the MULTIBUS system bus could be shared among sixteen masters.

The Intel standard MULTIBUS Interprocessor Protocol (MIP) software, implemented as the Intel iMMX 800 package for iRMX 86 and iRMX 88 Real-Time Executives, fully supports multiple 8- and 16-bit distributed processor functions. The software manages the message passing protocol between microprocessors.

System Development Capabilities

The application development cycle for an iSBC 88/45 ADCP board is reduced and simplified through the usage of several Intel tools. The tools include the Intellec Series Microcomputer Development System, the ICE-88 In-Circuit Emulator, the iSDM 86 debug monitor software, and the iRMX 86 and iRMX 88 run-time support packages.

The Intellec Series Microcomputer Development System offers a complete development environment for the iSBC 88/45 software. In addition to the operating system, assembler, utilities and application debugger features provided with the system, the user optionally can utilize higher-level languages like PL/M, PASCAL, and FORTRAN.

The ICE-88 In-Circuit Emulator provides a link between the Intellec system and the target iSBC 88/45-based system for code loading and execution. The ICE-88 package assists the developer with the debugging and system integrating processes.

Run-Time Building Blocks

Intel offers run-time foundation software to support applications which range from general purpose to high-performance solutions. The iRMX 88 Real-time Multitasking Executive provides a multitasking structure which includes task scheduling, task management, intertask communications, and interrupt servicing for high-performance applications. The highly configurable modules make the system tailoring job easier whether one uses the compact executive or the complete executive with its variety of peripheral devices supported.

The iRMX 86 Operating System provides a very rich set of features and options to support sophisticated applications solutions. In addition to supporting real-time requirements, the iRMX 86 Operating System has a powerful, but easy-to-use human interface. When added to the sophisticated I/O system, the iRMX 86 Operating System is readily extended

to support assembler, PL/M, PASCAL, and FOR-TRAN software development environments. The modular building block software lends itself well to customized application solutions.

SPECIFICATIONS

Word Size

Instruction: 8, 16, 24, or 32 bits Data: 8 or 16 bits

System Clock

8 MHz: ±0.1%

NOTE:

Jumper selectable for 4 MHz operation with iSBC 337 Numeric Data Processor module or ICE-88 product.

Cycle Time of all a MAR bas a MORPS braidests and

Basic Instruction Cycle at 8.00 MHz: 1.25 μ s, 250 ns (assumes instruction in the queue)

NOTE:

Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles).

Memory Cycle Time

RAM: 500 ns (no wait states)
EPROM: jumper selectable from 500 ns to 625 ns.

On-Board RAM*

K Bytes	Hex Address Range		
16 (total)	0000-3FFF		
12 (dual-ported)	1000-3FFF		

^{*}Four iSBC 88/45 EPROM sockets support JEDEC 24/28pin standard EPROMs and RAMs (3 sockets); iSBC 341 (4 sockets)

Environmental Characteristics

Temperature: 0°C to +55°C, free moving air across the base board and MULTIMODULE board

Humidity: 90%, non-condensing

Physical Characteristics

Width: 30.48 cm (12.00 in) Length: 17.15 cm (6.75 in) Height: 1.50 cm (0.59 in) Weight: 6.20 gm (22 oz)



Memory Capacity/Addressing

On-Board EPROM*

Device	Total K Bytes	Hex Address Range
2716	8	FE000-FFFFF
2732A	16	FC000-FFFFF
2764	32	F8000-FFFFF
27128	64	F0000-FFFFF

With optional iSBC® 341 MULTIMODULE™ EPROM

Device	Total K Bytes	Hex Address Range		
2716	16	FC000-FFFFF		
2732A	1 1900 32	F8000-FFFFF		
2764	1000 64 90019	F0000-FFFFF		
27128	128	E0000-FFFFF		

^{*}Four iSBC 88/45 EPROM sockets support JEDEC 24/28pin standard EPROMs and RAMs (static and iRAM, 3 sockets); iSBC 341 sockets also support EPROMs and RAMs.

Timer Input Frequency—8.00 MHz ±0.1%

Interfaces as benites at slove noiteutient size8

iSBX™ Bus—All signals TTL compatible

Serial RS232C Signals—

0011011102	020 0.g
CTS	CLEAR TO SEND DATA SET READY
THE RESERVE AND ADDRESS OF THE PARTY OF THE	
DTE TXC	TRANSMIT CLOCK
DTR	DATA TERMINAL READY
FG	FRAME GROUND
RTS	REQUEST TO SEND
RXC	RECEIVE CLOCK
RXD	RECEIVE DATA
SG	SIGNAL GROUND
TXD	TRANSMIT DATA

Serial RS422A/449 Signals-

CS	CLEAR TO SEND
DM	DATA MODE
RC	RECEIVE COMMON
RD os als p	RECEIVE DATA
RS bis	REQUEST TO SEND
RT	RECEIVE TIMING
SC	SEND COMMON
SD	SEND DATA
SG	SIGNAL GROUND
TR	TERMINAL READY
TT	TERMINAL TIMING

Electrical Characteristics

DC Power Dissipation—28.3 Watts

DC Power Requirements

Configuration	Current Requirements (All Voltages ±5%) +5V +12V -12V			
Without EPROM(1)	5.1A	20 mA	20 mA	
With 8K EPROM (Using 2716)	+0.14A	recessor	Executive tributed p	
With 16K EPROM (Using 2732A)	+0.20A	age pass	ine mess des pi s.	
With 32K EPROM (Using 2764)	+0.24A	leved r	System	
With 64K EPROM (Using 27128)	+0.24A	b nelisoli	Tic-app	

NOTE

1. AS SHIPPED—no EPROMs in sockets, no iSBC 341 module. Configuration includes terminators for two RS422A/449 and one RS232C channels.

Serial Communication Characteristics

Channel Device A 8274(1)		Supported Interface	Max. Baud Rate		
		RS442A/449 RS232C CCITT V.24	800K SDLC/HDLC 125K Synchronous 50K Asynchronous		
В	8274	RS232C CCITT V.24	125K Synchronous ⁽²⁾ 50K Asynchronous		
DESC 100	8273(3)	RS442A/449 RS232C CCITT V.24	64K SDLC/HDLC ⁽³⁾ 9.6K SELF CLOCKING		

NOTES:

- 1. 8274 supports HDLC/SDLC/SYNC/ASYNC multiprotocol
- 2. Exceed RS232C/CCITT V.24 rating of 20K baud
- 3. 8273 supports HDLC/SDLC

BAUD RATE EXAMPLES (Hz)

8254 Timer Divide Count N	Synchronous K Baud	Asynchronous ÷ 16 ÷ 32 ÷ 64 K Baud		
Ingirl 10T and	800	50.0	25.0	12.5
lo po 26 st ma	300	19.2	9.6	4.8
o evil 31 exe for	256	16.1	8.06	4.03
52 10 1	154 W 6V	9.6	4.8	2.4
104	76.8	4.8	2.4	1.2
125	64	4.0	2.0	1.0
on 143 seni	56	3.5	1.7V	0.87
olso 167 oa n	paque 48 moltas	3.0	1.5	0.75
417	0 19.2	notiulos	ations a	sollege
	0 38 9.6 Fil en		ne siu pe	n emi
FOLIATION	8,000,000	500K	250K	125K
EQUATION	sophis/pated 1	N	N	N



SERIAL INTERFACE CONNECTORS

Interface	Mode(1)	MULTIMODULE™ Edge Connector	Cable	Connector
RS232C	DTE	26-pin ⁽⁴⁾ , 3M-3462-0001	3M(2)-3349/25	25-pin(6), 3M-3482-1000
RS232C	DCE	26-pin ⁽⁴⁾ , 3M-3462-0001	3M(2)-3349/25	25-pin(6), 3M-3483-1000
RS449	VE DTE	40-pin(5), 3M-3464-0001	3M(3)-3349/37	37-pin(7), 3M-3502-1000
RS449	TO DOE	40-pin ⁽⁵⁾ , 3M-3464-0001	3M(3)-3349/37	37-pin(7), 3M-3503-1000

NOTES:

- 1. DTE—Data Terminal Equipment Mode (male connector); DCE—Data Circuit Equipment mode (female connector) requires line swaps.
- 2. Cable is tapered at one end to fit the 3M-3462 connector.
- 3. Cable is tapered to fit 3M-3464 connector.
- 4. Pin 26 of the edge connector is not connected to the flat cable.
- 5. Pins 38, 39, and 40 of the edge connector are not connected to the flat cable.
- 6. May be used with the cable housing 3M-3485-1000.
- 7. Cable housing 3M-3485-4000 may be used wih the connector.

Line Drivers (Supplied)

Device	Characteristic	Qty	Installed
1488	RS232C	3	COMMoute
1489	RS232C	3	nicrotroces
3486	RS422A	2 9	enol2bna
3487	RS422A	12 10	11102 2000

Reference Manual

143824—iSBC 88/45 Advanced Data Communications Processor Board Hardware Reference Manual (not supplied).

Reference manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

ORDERING INFORMATION

Part Number Description

SBC 88/45 8-bit 8088-based Single Board Com-

puter with 3 HDLC/SDLC serial


channels

iSBC® 188/56 ADVANCED COMMUNICATING COMPUTER

- iSBC® Single Board Computer or Intelligent Slave Communication Board
- 8 Serial Communications Channels,
 Expandable to 12 Channels on a Single MULTIBUS® Board
- 8 MHz 80188 Microprocessor
- Supports RS232C Interface on 6 Channels, RS422A/449 or RS232C Interface Configurable on 2 Channels
- Supports Async, Bisync HDLC/SDLC, On-Chip Baud Rate Generation, Half/ Full-Duplex, NRZ, NRZI or FM Encoding/Decoding

- 7 On-Board DMA Channels for Serial I/O, 2 80188 DMA Channels for the ISBX™ MULTIMODULE™ Board
- MULTIBUS Interface for System Expansion and Multimaster Configuration
 - Two iSBX Connectors for Low Cost I/O Expansion
 - 256K Bytes Dual-Ported RAM On-Board
 - Two 28-pin JEDEC PROM Sites
 Expandable to 6 Sites with the iSBC
 341 MULTIMODULE Board for a
 Maximum of 192K Bytes EPROM
 - Resident Firmware to Handle up to 12
 RS232C Async Lines

The iSBC 188/56 Advanced Communicating Computer (COMMputerTM) is an intelligent 8-channel single board computer. This iSBC board adds the 8 MHz 80188 microprocessor-based communications flexibility to the Intel line of OEM microcomputer systems. Acting as a stand-alone CPU or intelligent slave for communication expansion, this board provides a high performance, low-cost solution for multi-user systems. The features of the iSBC 188/56 board are uniquely suited to manage higher-layer protocol requirements needed in today's data communications applications. This single board computer takes full advantage of Intel's VLSI technology to provide state-of-the-art, economic, computer based solutions for OEM communications-oriented applications.



280715-1

^{*}IBM is a registered trademark of International Business Machines

^{*}UNIX is a trademark of Bell Laboratories

^{*}XENIX is a trademark of Microsoft Corporation



OPERATING ENVIRONMENT

The iSBC 188/56 COMMputer™ features have been designed to meet the needs of numerous communications applications. Typical applications include:

- 1. Terminal/cluster controller
- 2. Front-end processor
- 3. Stand-alone communicating computer

Terminal/Cluster Controller

A terminal/cluster controller concentrates communications in a central area of a system. Efficient handling of messages coming in or going out of the system requires sufficient buffer space to store messages and high speed I/O channels to transmit messages. More sophisticated applications, such as cluster controllers, also require character and format conversion capabilities to allow different types of terminals to be attached.

The iSBC 188/56 Advanced Communicating Computer is well suited for multi-terminal systems (see Figure 1). Up to 12 serial channels can be serviced in multi-user or cluster applications by adding two iSBX 354 MULTIMODULE boards. The dual-port RAM provides a large on-board buffer to handle

incoming and outgoing messages at data rates up to 19.2K baud. Two channels are supported for continuous data rates greater than 19.2K baud. Each serial channel can be individually programmed for different baud rates to allow system configurations with differing terminal types. The firmware supplied on the iSBC 188/56 board supports up to 12 asynchronous RS232C serial channels, provides modem control and performs power-up diagnostics. The high performance of the on-board CPU provides intelligence to handle protocols and character handling typically assigned to the system CPU. The distribution of intelligence results in optimizing system performance by releasing the system CPU of routine tasks.

Front-End Processor

A front-end processor off-loads a system's central processor of tasks such as data manipulation and text editing of characters collected from the attached terminals. A variety of terminals require flexible terminal interfaces. Program code is often dynamically downloaded to the front-end processor from the system CPU. Downloading code requires sufficient memory space for protocol handling and program code. Flow control and efficient handling of interrupts require an efficient operating system to manage the hardware and software resources.




Figure 1, Terminal/Cluster Controller Application



The iSBC 188/56 board features are designed to provide a high performance solution for front-end processor applications (see Figure 2). A large amount of random access memory is provided for dynamic storage of program code. In addition, local memory sites are available for storing routine programs such as X.25, SNA or bisync protocol software. The serial channels can be configured for links to mainframe systems, point-to-point terminals, mo-

dems or multidrop configurations.

Stand-Alone COMMputer™ Application

A stand-alone communication computer is a complete computer system. The CPU is capable of managing the resources required to meet the needs of multi-terminal, multi-protocol applications. These applications typically require multi-terminal support, floppy disk control, local memory allocation, and program execution and storage.

To support stand-alone applications, the iSBC 188/56 COMMputer board uses the computational capabilities of an on-board CPU to provide a high-speed system solution controlling 8 to 12 channels of serial I/O (see Figure 3). The local memory available is large enough to handle special purpose code, execution code and routine protocol software.

The MULTIBUS interface can be used to access additional system functions. Floppy disk control and graphics capability can be added to the iSBC standalone computer through the iSBX connectors.

ARCHITECTURE

The four major functional areas are Serial I/O, CPU, Memory and DMA. These areas are illustrated in Figure 4.

Serial I/O terresono rellovinos retaulo Veniemos A

Eight HDLC/SDLC serial interfaces are provided on the iSBC 188/56 board. The serial interface can be expanded to 12 channels by adding 2 iSBX 354 MULTIMODULE boards. The HDLC/SDLC interface is compatible with IBM* system and terminal equipment and with CCITT's X.25 packet switching interface.

Four 82530 Serial Communications Controllers (SCC) provide eight channels of half/full duplex serial I/O. Six channels support RS232C interfaces. Two channels are RS232C/422/449 configurable and can be tri-stated to allow multidrop networks. The 82530 component is designed to satisfy several serial communications requirements; asynchronous,




Figure 2. Front-End Processor Application



byte-oriented synchronous (HDLC/SDLC) modes. The increased capability at the serial controller point results in off-loading the CPU of tasks formerly assigned to the CPU or its associated hardware. Configurability of the 82530 allows the user to configure it to handle all asynchronous data formats regardless of data size, number of start or stop bits, or parity requirements. An on-chip baud rate generator allows independent baud rates on each channel.

The clock can be generated either internally with the SCC chip, with an external clock or via the NRZ1 clock encoding mechanism.

All eight channels can be configured as Data Terminal Equipment (DTE) or Data Communications Equipment (DCE). Table 1 lists the interfaces supported.

Table 1. iSBC® 188/56 Interface Support

Connection	Synchronous	Asynchronous Modem to Direct	
Dominio at ann	Modem to Direct		
Point-to-Point	Channels	Channels	
Multidrop	0 and 1	0 and 1	
Loop	X	N/A	

^{**}All 8 channels are denoted by X.

Central CPU (file) les ed neo eble ausit lun

The 80188 central processor component provides high performance, flexibility and powerful processing. The 80188 component is a highly integrated microprocessor with an 8-bit data bus interface and a 16-bit internal architecture to give high performance. The 80188 is upward compatible with 86 and 186 software.

The 80188/82530 combination with on-board PROM/EPROM sites, and dual-port RAM provide the intelligence and speed to manage multi-user, multi-protocol communication operations.

Memory MORSES to MAR obsts MORSE MOR

There are two areas of memory on-board: dual-port RAM and universal site memory. The iSBC 188/56 board contains 256K bytes of dual-port RAM that is addressable by the 80188 on-board. The dual-port memory is configurable anywhere in a 16M byte address space on 64K byte boundaries as addressed from the MULTIBUS port. Not all of the 256K bytes are visible from the MULTIBUS bus side. The amount of dual-port memory visible to the




Figure 3. Stand-Alone COMMputer™ Application



MULTIBUS side can be set (with jumpers) to none, 16K bytes, or 48K bytes. In a multiprocessor system these features provide local memory for each processor and shared system memory configurations where the total system memory size can exceed one megabyte without addressing conflicts.

The second area of memory is universal site memory providing flexible memory expansion. Two 28-pin JEDEC sockets are provided. One of these sockets is used for the resident firmware as described in the FIRMWARE section.

The default configuration of the boards supports 16K byte EPROM devices such as the Intel 27128 component. However, these sockets can contain ROM, EPROM, Static RAM, or EEPROM. Both sockets must contain the same type of component (i.e. as the first socket contains an EPROM for the resident firmware, the second must also contain an EPROM with the same pinout). Up to 32K bytes can be addressed per socket giving a maximum universal site memory size of 64K bytes. By using the iSBC 341 MULTIMODULE board, a maximum of 192K bytes of universal site memory is available. This provides sufficient memory space for on-board network or resource management software.

On-Board DMA

Seven channels of Direct Memory Access (DMA) are provided between serial I/O and on-board dual port RAM by two 8237-5 components. Each of channels 0, 1, 2, 3, 5, 6, and 7 is supported by their own DMA line. Serial channels 0 and 1 are configurable for full duplex DMA. Configuring the full duplex DMA option for Channels 0 and 1 would require Channels 2 and 3 to be interrupt driven or polled. Channel 4 is interrupt driven or polled only.

Two DMA channels are integrated in the 80188 processor. These additional channels can be connected to the iSBX interfaces to provide DMA capability to iSBX MULTIMODULE boards such as the iSBX 218A Floppy Disk Controller MULTIMODULE board.

OPERATING SYSTEM SUPPORT

Intel offers run-time foundation software to support applications that range from general purpose to high-performance solutions.




Figure 4. Block Diagram of iSBC® 188/56 Board



Release 6 of the iRMX 86 Operating System provides a rich set of features and options to support sophisticated stand-alone communications applications on the iSBC 188/56 Advanced Communicating Computer. In addition to supporting real-time requirements, the iRMX 86 Operating System Release 6 has a powerful, yet easy to use human interface. Services provided by the iRMX 86 Operating System include facilities for executing programs concurrently, sharing resources and information, servicing asynchronous events and interactively controlling system resources and utilities. The iRMX 86 Operating System is readily extended to support assembler, PL/M, PASCAL, and FORTRAN software development environments. The modular building block software lends itself well to customized application solutions. If the iSBC 188/56 board is acting as an intelligent slave in a system environment, an iRMX 86 driver resident in the host CPU can be written by following the examples in the manual "Guide to Writing Device Driven for iRMX 86 and iRMX 88 I/O Systems".

The iSDM™ 86 System Debug Monitor supports target system debugging for the iSBC 188/56 Ad-

vanced Communicating COMMputer board. The monitor contains the necessary hardware, software and documentation required to interface the iSBC 188/56 target system to an Intel microcomputer development system for debugging application software.

The XENIX* 286 Operating System, Release 3, is a fully licensed adaptation of the Bell Laboratories System III UNIX* Operating System. The XENIX system is an interactive, protected, multi-user, multitasking operating system with a powerful, flexible human interface. Release 3 of XENIX 286 includes a software driver for the iSBC 188/56 board (and up to two iSBX 354 MULTIMODULE Boards) acting as an intelligent slave for multi-user applications requiring multiple persons running independent, terminal-oriented jobs. Example applications include distributed data processing, business data processing, software development and engineering or scientific data analysis. XENIX 286 Release 3 Operating System services include device independent I/O, tree-structured file directory and task hierarchies, re-entrant/shared code and system accounting and security access protection.

Table 2. Features of the ISBC® 188/56 Firmware

Feature	Description
Asynchronous Serial Channel Support	Supports the serial channels in asynchronous ASCII mode. Parameters such as baud rate, parity generation, parity checking and character length can be programmed independently for each channel.
Block Data Transfer (On Output)	Relieves the host CPU of character-at-a-time interrupt processing. The iSBC 188/56 board accepts blocks of data for transmission and interrupts the processor only when the entire block is transmitted.
Limited Modem Control	Provides software control of the Data Terminal Ready (DTR) line on all channels. Transitions on the Carrier Detect (CD) line are sensed and reported to the host CPU.
Tandem Modem Support	Transmits an XOFF character when the number of characters in its receive buffer exceeds a threshold value and transmits an XON character when the buffer drains below some other threshold.
Download and Execute Capability	Provides a capability for the host CPU to load code anywhere in the address space of the iSBC 188/56 board and to start executing at any address in its address space.
Power Up Confidence Tests	On board reset, the firmware executes a series of simple tests to establish that crucial components on the board are functional.





The iSBC 188/56 Communicating COMMputer board is supplied with resident firmware that supports up to 12 RS232C asynchronous serial channels. In addition, the firmware provides a facility for a host CPU to download and execute code on the iSBC 188/56 board. Simple power-up confidence tests are also included to provide a quick diagnostic service. The firmware converts the iSBC 188/56 COMMputer board to a slave communications controller. As a slave communications controller, it requires a separate MULTIBUS host CPU board and requires the use of MULTIBUS interrupt line to signal the host processor. Table 2 summarizes the features of the firmware.

INTERRUPT CAPABILITY


The iSBC 188/56 board has two programmable interrupt controllers (PICs). One is integrated into the

80188 processor and the other in the 80130 component. The two controllers are configured with the 80130 controller as the master and the 80188 controller as the slave. Two of the 80130 interrupt inputs are connected to the 82530 serial controller components to provide vector interrupt capabilities by the serial controllers. The iSBC 188/56 board provides 22 interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 80188 CPU. This interrupt is typically used for signaling catastrophic events (e.g. power failure). There are 5 levels of interrupts internal to the 80188 processor. Another 8 levels of interrupts are available from the 80130 component. Of these 8, one is tied to the programmable interrupt controller (PIC) of the 80188 CPU. An additional 8 levels of interrupts are available at the MULTIBUS interface. The iSBC 188/56 board does not support bus vectored interrupts. Table 3 lists the possible interrupt sources.

Table 3. Interrupt Request Sources and pudget metal as MTMCa shi

Device	Function	Number of Interrupts
MULTIBUS Interface INT0-INT7	Requests from MULTIBUS resident peripherals or other CPU boards.	8 Fee
82530 Serial Controllers	Transmit buffer empty, receive buffer full and channel errors 1 and external status.	8 per 82530 Total = 32
Internal 80188 Timer and DMA	Timer 0, 1, 2 outputs and 2 DMA channel interrupts.	5 Block Data
80130 Timer Outputs	Timer 0, 1, 2 outputs of 80130.	(JudituO3O)
Interrupt from Flag Byte Logic	Flag byte interrupt set by MULTIBUS master (through MULTIBUS® I/O Write).	1 hot// harieri I
Bus Flag Interrupt	Interrupt to MULTIBUS® (Selectable for INT0 to INT7) generated from on-board 80188 I/O Write.	1
iSBX Connectors	Function determined by iSBX MULTIMODULE board. DMA interrupt from iSBX (TDMA).	4 (Two per Connector) 2
Bus Fail-Safe Timeout Interrupt.	Indicates iSBC 188/48 board timed out either waiting for MULTIBUS access or timed out from no acknowledge while on MULTIBUS System Bus.	Download a Execute Cap
Latched Interrupt	Converts pulsed event to a level interrupt. Example: 8237A-5 EOP.	Poliver Up
OR-Gate Matrix	Concentrates up to 4 interrupts to 1 interrupt (selectable by stake pins).	1
Ring Indicator Interrupt	Latches a ring indicator event from serial channels 4, 5, 6, or 7.	1
NOR-Gate Matrix	Inverts up to 2 interrupts into 1 (selectable by stake pins).	1





Intel does not support the direct processor execution of the iRMX nucleus primitives from the 80130 component. The 80130 component provides timers and interrupt controllers.

EXPANSION

EPROM Expansion

Memory may be expanded by adding Intel compatible memory expansion boards. The universal site memory can be expanded to six sockets by adding the iSBC 341 MULTIMODULE board for a maximum total of 192K bytes of universal site memory.

iSBX™ MULTIMODULE™ Expansion Module

Two 8-bit iSBX MULTIMODULE connectors are provided on the iSBC 188/56 board. Using iSBX modules additional functions can be added to extend the I/O capability of the board. In addition to specialized or custom designed iSBX boards, there is a broad range of iSBX MULTIMODULE boards from the Intel including parallel I/O, analog I/O, IEEE 488 GPIB, floppy disk, magnetic bubbles, video and serial I/O boards.

The serial I/O MULTIMODULE boards available include the iSBX 354 Dual Channel Expansion MULTIMODULE board. Each iSBX 354 MULTIMODULE board adds two channels of serial I/O to the iSBC 188/56 board for a maximum of twelve serial channels. The 82530 serial communications controller on the MULTIMODULE board handles a large variety of serial communications protocols. This is the same serial controller as is used on the iSBC 188/56 board to offer directly compatible expansion capability for the iSBC 188/56 COMMputer board.

MULTIBUS® INTERFACE

The iSBC 188/56 Advanced COMMputer board can be a MULTIBUS master or intelligent slave in a multimaster system. The iSBC 188/56 board incorporates a flag byte signalling mechanism for use in multiprocessor environments where the iSBC 188/56 board is acting as an intelligent slave. The mechanism provides an interrupt handshake from the MULTIBUS System Bus to the on-board-processor and vice-versa.

The Multimaster capabilities of the iSBC 188/56 board offers easy expansion of processing capacity and the benefits of multiprocessing. Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards.

SPECIFICATIONS

Word Size

Instruction—8, 16, 24 or 32 bits
Data Path—8 bits

Processor Clock

8 MHz

4.9152 MHz

4 MHz

Dual Port RAM

iSBC 188/56 Board-256 bytes

As viewed from the 80188-64K bytes

As viewed from the MULTIBUS System Bus—Choice: 0, 16K or 48K

EPROM

ISBC® 188/56 Board Using:	Size	On Board Capacity	Address Range
2732	4K	8K bytes	FE000-FFFFFH
2764	8K	16K bytes	FC000-FFFFFH
27128	16K	32K bytes	F8000-FFFFFH
27256	32K	64K bytes	F0000-FFFFFH
27512	64K	128K bytes	E0000-FFFFFH

Memory Expansion

915.50		
EPROM with iSBC® 341 Board Using:	Capacity	Address Range
2732	24K bytes	F8000-FFFFF
2764	48K bytes	F0000-FFFFF
27128	96K bytes	E0000-FFFFF
27256	192K bytes	C0000-FFFFF

I/O Capacity

Serial—8 programmable lines using four 82530 components

iSBX MULTIMODULE—2 iSBX single-wide boards

Impaged phisesocia to rigiene was easily but Synchronous-Internal or external character synchronization on one or two synchronous characters

Asynchronous-5-8 bits and 1, 11/2, or 2 stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.

Baud Rates

Synchronous 81 8—notiouster X1 Clock atid 8—rate9 sts		
Baud Rate	82530 Count Value (Decimal)	
64000	36	
48000	M49 hos laud	
19200	126	
9600	254 83 881 DB2	
4800	6-38108 e-510 bewelv a	
2400	1022	
1800 9 21	STJUM and 1363 between a	
1200	2046	
300	8190	

Asynchronous X16 Clock

X 16 Clock				
Baud Rate		82530 Count Value (Decimal)		
1 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	19200 9600 4800 2400 1800	8K pyles 16K byles 32K byles 64K byles 128K byles	6 14 30 62 83	2792 27128 27128 27256 27512
	1200 300 110	по	126 510 1394	Remory I

In	to	rfa	ces
	16	IIa	663

ISBXTM BUS

The iSBC 188/56 board meets iSBX compliance level D8/8 DMA

MULTIBUS® SYSTEM BUS

The iSBC 188/56 board meets MULTIBUS compliance level Master/Slave D8 M24 I16 VO EL.

CD	Carrier
CTS TOBRECOTO	Clear to Send
DSR	Data Set Ready
DTE TXC	Transmit Clock
DTR	Data Terminal Ready
RTS	Request to Send
RXC	Receive Clock
RXD	Receive Data
SG	Signal Ground
TXD	Transmit Data
RI	Ring Indicator

RS422A/449 SIGNALS behavior ad year vicine M

RC obs vd etaslo	Receive Common
RD	Donnius Data
RT vomem	Pagaina Timina
SD	Send Data
TT	Terminal Timing

Environmental Characteristics

Temperature: 0 to 55°C at 200 Linear Feet/Min. bom X88 pr (LFM) Air Velocity 388 and no behive

Humidity: to 90%, non-condensing (25°C to the series of 70°C) of the black of the series of the series of X82 being set to series of X82 being set to series of X82 being set to series of the series

Physical Characteristics

Width: 30.48 cm (12.00 in) Length: 17.15 cm (6.75 in) Height: 1.04 cm (0.41 in) Weight: 595 gm (21 oz)

Electrical Characteristics

The power required per voltage for the iSBC 188/56 board is shown below. These numbers do not include the current required by universal memory sites or expansion modules.

Voltage (Volts)	Current (Amps) typ.	Power (Watts) typ.
+5	4.56A	22.8W
+12	0.12A	1.5W
-12	0.11A	1.3W

Reference Manual

iSBC 188/56 Advanced Data Communications Computer Reference Manual Order Number 148209-001.

ORDERING INFORMATION

Part Number Description

iSBC 188/56

8-Serial Channel Advanced Communicating Computer




iSBC® 534 FOUR CHANNEL COMMUNICATION EXPANSION BOARD

- Serial I/O Expansion Through Four Programmable Synchronous and Asynchronous Communications Channels
- Individual Software Programmable Baud Rate Generation for Each Serial I/O Channel
- Two Independent Progammable 16-Bit Interval Timers
- Sixteen Maskable Interrupt Request Lines with Priority Encoded and Programmable Interrupt Algorithms

- Jumper Selectable Interface Register Addresses
- 16-Bit Parallel I/O Interface Compatible with Bell 801 Automatic Calling Unit
- RS232C/CCITT V.24 Interfaces Plus 20 mA Optically Isolated Current Loop Interfaces (Sockets)
- Programmable Digital Loopback for Diagnostics
- Interface Control for Auto Answer and Auto Originate Modems

The iSBC 534 Four Channel Communication Expansion Board is a member of Intel's complete line of memory and I/O expansion boards. The iSBC 534 interfaces directly to any single board computer via the MULTIBUS to provide expansion of system serial communications capability. Four fully programmable synchronous and asynchronous serial channels with RS232C buffering and provision for 20 mA optically isolated current loop buffering are provided. Baud rates, data formats, and interrupt priorities for each channel are individually software selectable. In addition to the extensive complement of EIA Standard RS232C signals provided, the iSBC 534 provides 16 lines of RS232C buffered programmable parallel I/O. This interface is configured to be directly compatible with the Bell Model 801 automatic calling unit. These capabilities provide a flexible and easy means for interfacing Intel iSBC based systems to RS232C and optically isolated current loop compatible terminals, cassettes, asynchronous and synchronous modems, and distributed processing networks.



280238-1



FUNCTIONAL DESCRIPTION

Communications Interface

Four programmable communications interfaces using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board.* Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bisync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each set of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round ca-

16-Bit Interval Timers

The iSBC 534 provides six fully programmable and independent BCD and binary 16-bit interval timers utilizing two Intel 8253 programmable interval timers.* Four timers are available to the systems designer to generate baud rates for the USARTs under software control. Routing for the outputs from the other two counters is jumper selectable. Each may be independently routed to the programmable interrupt controller to provide real time clocking or to the USARTs (for applications requiring different transmit and receive baud rates). In utilizing the iSBC 534, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or time delay is needed, software commands to the programmable timers select the desired function. Three functions of these timers are supported on the iSBC 534, as shown in Table 1. The contents of each counter may be read at any time during system oper-

Table 1. Programmable Timer Functions


Function	Operation		
Interrupt on terminal count	When terminal count is reached an interrupt request is generated. This function is used for the generation of real-time clocks.		
Rate generator	Divide by N counter. The output will go low for one input clock cycle and high for N-1 input clock periods.		
Square wave rate generator	Output will remain high for one- half the count and low for the other half of the count.		

Interrupt Request Lines

Two independent Intel 8259A programmable interrupt controllers (PIC's) provide vectoring for 16 interrupt levels.* As shown in Table 2, a selection of three priority processing algorithms is available to the system designer. The manner in which requests are serviced may thus be configured to match system requirements. Priority assignments may be reconfigured dynamically via software at any time during system operation. Any combination of interrupt levels may be masked through storage, via software, of a single byte to the interrupt mask register of each PIC. Each PIC's interrupt request output line may be jumper selected to drive any of the nine interrupt lines on the MULTIBUS.

Table 2. Interrupt Priority Options

Algorithm	Operation	
Fully nested	Interrupt request line priorities fixed at 0 as highest, 7 as lowest.	
Auto- rotating	Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.	
Specific priority	System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.	





Interrupt Request Generation—As shown in Table 3, interrupt requests may originate from 16 sources. Two jumper selectable interrupt requests (8 total) can be automatically generated by each USART when a character is ready to be transferred to the MULTIBUS system bus (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). Jumper selectable requests can be generated by two of the programmable timers (PITs), and six lines are routed directly from peripherals to accept carrier detect (4 lines), ring indicator, and the Bell 801 present next digit request lines.

Systems Compatibility

The iSBC 534 provides 16 RS232C buffered parallel I/O lines implemented utilizing an Intel 8255A programmable peripheral interface (PPI) configured to operate in mode 0.* These lines are configured to be directly compatible with the Bell 801 automatic calling unit (ACU). This capability allows the iSBC 534 to interface to Bell 801 type ACUs and up to four modems or other serial communications devices. For systems not requiring interface to an ACU, the parallel I/O lines may also be used as general purpose RS232C compatible control lines in system implementation.

*NOTE:

Complete operational details on the Intel 8251A USART, the Intel 8253 Programmable Interval Timer, the Intel 8255A Programmable Peripheral Interface, and the Intel 8259A Programmable Interrupt Controller are contained in the Intel Component Data Catalog.

Table 3. Interrupt Assignments

Table of litterrupt Assignments				
Interrupt Request Line		PIC 1		
0	PORT 0 R _X RDY	PIT 1 counter 1		
1	PORT 0 TX RDY	PIT 2 counter 2		
2		Ring Indicator (all ports)		
3		Present next digit		
4		Carrier detect port 0		
5	PORT 2 TX RDY	Carrier detect port 1		
6	PORT 3 RX RDY	Carrier detect port 2		
7	PORT 3 Ty RDY	Carrier detect port 3		

SPECIFICATIONS

Serial Communications Characteristics

Synchronous— 5-8 bit characters; internal or external character synchronization; automatic sync insertion.

Asynchronous— 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection.

Sample Baud Rates(1)

Frequency ⁽²⁾ (kHz, Software		Baud Rate (Hz)			
Sel	lectable)	Synchronous	Asynch	ronous	
1			÷ 16	÷ 64	
Will be	153.6	LI -	9600	2400	
55	76.8	_	4800	1200	
1	38.4	38400	2400	600	
-	19.2	19200	1200	300	
	9.6	9600	600	150	
	4.8	4800	300	75	
200	6.98	6980	_	110	

NOTES:

1. Baud rates shown here are only a sample subset of possible software programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit programmable interval timer (used here as frequency divider).

2. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

Interval Timer and Baud Rate Generator Frequencies

Input Frequency (On-Board Crystal Oscillator)— 1.2288 MHz ± 0.1% (0.813 μs period, nominal)

Function	Single Timer		Dual/Timer Counter (Two Timers Cascaded)	
	Min	Max	Min	Max
Real-Time Interrupt Interval	1.63 μs	53.3 ms	3.26 μs	58.25 minutes
Rate Generator (Frequency)	18.75 Hz	614.4 kHz	0.0029 Hz	307.2 kHz



Interfaces—RS232C Interfaces

EIA Standard RS232C Signals provided and supported: 1.1 OVI felland a sidemmanger 9 na T a

Carrier detect Receive data Clear to send Data set ready

Ring indicator

Secondary receive data Data terminal ready Secondary transmit data Transmit clock

Request to send Receive clock Transmit data

Parallel I/O-8 input lines, 8 output lines, all signals RS232C compatible

Bus-All signals MULTIBUS system bus compatible

I/O Addressing

The USART, interval timer, interrupt controller, and parallel interface registers of the iSBC 534 are configured as a block of 16 I/O address locations. The location of this block is jumper selectable to begin at any 16-byte I/O address boundary (i.e., 00H, 10H, 20H, etc.).

I/O Access Time

400 ns USART registers 400 ns Parallel I/O registers 400 ns Interval timer registers 400 ns Interrupt controller registers

Compatible Connectors

Interface	Pins (qty.)	Centers (in.)	Mating Connectors
Bus	86	0.156	Viking 2KH43/9 AMK12
Serial and parallel I/O	26	TO THE CHARGE STATES	3m 3462-0001 or TI H312113

Compatible Opto-Isolators

Function	Supplier	Part Number
Driver	Fairchild General Electric Monsanto	4N33
Receiver	Fairchild General Electric Monsanto	4N37

Physical Characteristics

Width: 12.00 in. (30.48 cm) Height: 6.75 in. (17.15 cm) Depth: 0.50 in. (1.27 cm) Weight: 14 oz. (398 gm)

Electrical Characteristics

Average DC Current

Voltage		With Opto-Isolators(1)	
$V_{CC} = +5V$ $V_{DD} = +12V$ $V_{AA} = -12V$	1.9 A, max 275 mA, max 250 mA, max	1.9 A, max 420 mA, max 400 mA, max	

1. With four 4N33 and four 4N37 opto-isolator packages installed in sockets provided to implement four 20 mA current loop interfaces.

Environmental Characteristics

Operating Temperature: 0°C to +55°C

Reference Manual

502140-002-iSBC 534 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative. distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION


Part Number Description

SBC 534 Four Channel Communication Expansion Board

- iSBC® Communications Controller
 Acting as a Single Board
 Communications Computer or an
 Intelligent Slave for Communications
 Expansion
- On-Board Dedicated 8085A
 Microprocessor Providing
 Communications Control and Buffer
 Management for Four Programmable
 Synchronous/Asynchronous Channels
- Sockets for Up To 8K Bytes of EPROM
- 16K Bytes of Dual Port Dynamic Read/ Write Memory with On-Board Refresh
- Extended MULTIBUS® Addressing
 Permits iSBC 544 Board Partitioning
 into 16K-Byte Segments in a
 1-Megabyte Address Space

- Ten Programmable Parallel I/O Lines
 Compatible with Bell 801 Automatic
 Calling Unit
- Twelve Levels of Programmable Interrupt Control
- Individual Software Programmable
 Baud Rate Generation for Each Serial
 I/O Channel
- Three Independent Programmable Interval Timer/Counters
- Interface Control for Auto Answer and Auto Originate Modem

The iSBC 544 Intelligent Communications Controller is a member of Intel's family of single-board computers, memory, I/O, and peripheral controller boards. The iSBC 544 board is a complete communications controller on a single 6.75 x 12.00 inch printed circuit card. The on-board 8085A CPU may perform local communications processing by directly interfacing with on-board read/write memory, nonvolatile read only memory, four synchronous/asynchronous serial I/O ports, RS232/RS366 compatible parallel I/O, programmable timers, and programmable interrupts.



280239-1



FUNCTIONAL DESCRIPTION

Intelligent Communications Controller

Two Mode Operation - The iSBC 544 board is capable of operating in one of two modes: 1) as a single board communications computer with all computer and communications interface hardware on a single board; 2) as an "intelligent bus slave" that can perform communications related tasks as a peripheral processor to one or more bus masters. The iSBC 544 may be configured to operate as a standalone single board communications computer with all MPU, memory and I/O elements on a single board. In this mode of operation, the iSBC 544 may also interface with expansion memory and I/O boards (but no additional bus masters). The iSBC 544 performs as an intelligent slave to the bus master by performing all communications related tasks. Complete synchronous and asynchronous I/O and data management are controlled by the on-board 8085A CPU to coordinate up to four serial channels. Using the iSBC 544 as an intelligent slave, multichannel serial transfers can be managed entirely onboard, freeing the bus master to perform other system functions.

Architecture — The iSBC 544 board is functionally partitioned into three major sections: I/O, central computer, and shared dual port RAM memory (Figure 1). The I/O hardware is centered around the four Intel 8251A USART devices providing fully programmable serial interfacing. Included here as well is a 10-bit parallel interface compatible with the Bell 801 automatic calling unit, or equivalent. The I/O is under full control of the on-board CPU and is protected from access by system bus masters. The second major segment of the intelligent communications controller is a central computer, with an 8085A CPU providing powerful processing capability. The 8085A together with on-board EPROM/ROM, static RAM, programmable timers/counters, and programmable




Figure 1. iSBC® 544 Intelligent Communications Controller Block Diagram

sophisticated communications operations on-board the iSBC 544 board. The timer/counters and interrupt control are also common to the I/O area providing programmable baud rates to the USARTs and prioritizing interrupts generated from the USARTs. The central computer functions are protected for access only by the on-board 8085A. Likewise, the onboard 8085A may not gain access to the system bus when being used as an intelligent slave. When the iSBC 544 is used as a bus master, the on-board 8085A CPU controls complete system operation accessing on-board functions as well as memory and I/O expansion. The third major segment, dual port RAM memory, is the key link between the iSBC 544 intelligent slave and bus masters managing the system functions. The dual port concept allows a common block of dynamic memory to be accessed by the on-board 8085A CPU and off-board bus masters. The system program can, therefore, utilize the shared dual port RAM to pass command and status information between the bus masters and on-board CPU. In addition, the dual port concept permits blocks of data transmitted or received to accumulate in the on-board shared RAM, minimizing the need for a dedicated memory board.

Serial I/O

Four programmable communications interfaces using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board and controlled by the on-board CPU in combination with the on-board interval timer/counter to provide all common communication frequencies. Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bisync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251A provides full duplex, double-buffered, transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each channel is fully buffered to provide a direct interface to RS232C compatible terminals, peripherals, or synchronous/ asynchronous modems. Each channel of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round cable.

Parallel I/O Port

The iSBC 544 provides a 10-bit parallel I/O interface controlled by an Intel 8155 Programmable Interface (PPI) chip. The parallel I/O port is directly compatible with an Automatic Calling Unit (ACU) such as the

for auxiliary functions. All signals are RS232C compatible, and the interface cable signed assignments meet RS366 specifications. For systems not requiring an ACU interface, the parallel I/O port can be used for any general purpose interface requiring RS232C compatibility.

Central Processing Unit

Intel's powerful 8-bit n-channel 8085A CPU, fabricated on a single LSI chip, is the central processor for the iSBC 544. The 8085A CPU is directly software compatible with the Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. The minimum instruction execution time is 1.45 microseconds. The 8085A CPU has a 16-bit program counter. An external stack, located within any portion of iSBC 544 read/write memory, may be used as a last-in/firstout storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory

EPROM/ROM Capacity

Sockets for up to 8K bytes of nonvolatile read only memory are provided on the iSBC 544 board. Read only memory may be added in 2K byte increments up to a maximum of 4K bytes using Intel 2716 EPROMs or masked ROMs; or in 4K byte increments up to 8K bytes maximum using Intel 2732 EPROMs. All on-board EPROM/ROM operations are performed at maximum processor speed.

RAM Capacity

The iSBC 544 contains 16K bytes of dynamic read/write memory using Intel 2117 RAMs. Power for the on-board RAM may be provided on an auxiliary power bus, and memory protect logic is included for RAM battery backup requirements. The iSBC 544 contains a dual port controller, which provides dual port capability for the on-board RAM memory. RAM accesses may occur from either the on-board 8085A CPU or from another bus master, when used as an intelligent slave. Since on-board RAM accesses do not require the MULTIBUS, the bus is available for concurrent bus master use. Dynamic RAM refresh is accomplished automatically by the iSBC 544 for accesses originating from either the CPU or from the MULTIBUS.



Addressing — On board RAM, as seen by the onboard 8085A CPU, resides at address 8000_H-BFFF_H. On-board RAM, as seen by an off-board CPU, may be placed on any 4K byte address boundary. The iSBC 544 provides extended addressing jumpers to allow the on-board RAM to reside within a one megabyte address space when accessed via the MULTIBUS. In addition, jumper options are provided which allow the user to protect 8K or 12K bytes on-board RAM for use by the on-board 8085 CPU only. This reserved RAM space is not accessible via the MULTIBUS and does not occupy any system address space.

Static RAM — The iSBC 544 board also has 256 bytes of static RAM located on the Intel 8155 PPI. This memory is only accessible to the on-board 8085A CPU and is located at address 7F00_H-7FFF_H.

Programmable Timers

The iSBC 544 board provides seven fully programmable and independent interval timer/counters utilizing two Intel 8253 Programmable Interval Timers (PIT), and the Intel 8155. The two Intel 8253 PITs provide six independent BCD or binary 16-bit interval timer/counters and the 8155 provides one 14-bit binary timer/counter. Four of the PIT timers (BDG0-3) are dedicated to the USARTs providing fully independent programmable baud rates.

Three General Use Timers — The fifth timer (BDG4) may be used as an auxiliary baud rate to any of the four USARTs or may alternatively be cascaded with timer six to provide extended interrupt inter-

vals. The sixth PIT timer/counter (TINT1) can be used to generate interrupt intervals to the on-board 8085A. In addition to the timer/counters on the 8253 PITs, the iSBC 544 has a 14-bit timer available on the 8155 PPI providing a third general use timer/counter (TINT0). This timer output is jumper selectable to the interrupt structure of the on-board 8085A CPU to provide additional timer/counter capability.

Timer Functions — In utilizing the iSBC 544 board, the systems designer simply configures, via software, each timer independently to meet systems requirements. Whenever a given baud rate or interrupt interval is needed, software commands to the programmable timers select the desired function. The on-board PITs together with the 8155 provide a total of seven timer/counters and six operating modes. Mode 3 of the 8253 is the primary operating mode of the four dedicated USART baud rate generators. The timer/counters and useful modes of operation for the general use timer/counters are shown in Table 1.

Interrupt Capability and of beautiful east and

The iSBC 544 board provides interrupt service for up to 21 interrupt sources. Any of the 21 sources may interrupt the intelligent controller, and all are brought through the interrupt logic to 12 interrupt levels. Four interrupt levels are handled directly by the interrupt processing capability of the 8085A CPU and eight levels are serviced from an Intel 8259A Programmable Interrupt Controller (PIC) routing an interrupt request output to the INTR input of the 8085A (see Table 2).

end yas of benedicted and land Table 1. Programmable Timer Functions

Function	e tourretri ne ebivora Operation regimul A structerini rem	Counter	
Interrupt on Terminal Count (Mode 0)	When terminal count is reached, an interrupt request is generated. This function is useful for generation of real-time clocks.	8253 TINT1	
Rate Generator (Mode 2)	Divide by N counter. The output will go low for one input clock cycle and high for N - 1 input clock periods.	8253 BDG4*	
Square-Wave Rate Generator (Mode 3)	Output will remain high until one-half the TC has been completed, and go low for the other half of the count. This is the primary operating mode used for generating a Baud rate clocked to the USARTs.		
Software Triggered When the TC is loaded, the counter will begin. On TC strobe (Mode 4) the output will go low for one input clock period.		8253 BDG4* TINT1	
Single Pulse	Single pulse when TC reached.	8155 TINTO	
Repetitive Single Pulse	Repetitive single pulse each time TC is reached until a new command is loaded.	8155 TINTO	

^{*} BDG4 is jumper selectable as an auxiliary baud rate generator to the USARTs or as a cascaded output to TINT1. BDG4 may be used in modes 2 and 4 only when configured as a cascaded output.



Table 2. Interrupt Vector Memory Locations

Interrupt Source		Location		
Power Fail	TRAP	24 _H	ne druce	
	RST 7.5	10 July 3CH Island	2	
Ring Indicator(1) Carrier Detect		34 _H	3	
Flag Interrupt INTO/-INT7/ (1	RST 5.5	2C _H	ine Avster	
RXRDY0 TXRDY0 RXRDY1	INTR	Programmable	grammabi on-beard)	
RXRDY2	orimary o	imer/counters the 8253 is the ledicated USAF	Mode 3 of the four c	
		counters and u tenal use firmer/		

NOTE:

 Four ring indicator interrupts and four carrier detect interrupts are summed to the RST 6.5 input. The 8155 may be interrogated to inspect any one of the eight signals.

Interrupt Sources - The 22 interrupt sources originate from both on-board communications functions and the MULTIBUS. Two interrupts are routed from each of the four USARTs (8 interrupts total) to indicate that the transmitter and receiver are ready to move a data byte to or from the on-board CPU. The PIC is dedicated to accepting these 8 interrupts to optimize USART service request. One of eight interrupt request lines are jumper selectable for direct interface from a bus master via the system bus. Two auxiliary timers (TINTO from 8155 and TINT1 from 8253) are jumper selectable to provide general purpose counter/timer interrupts. A jumper selectable Flag Interrupt is generated to allow any bus master to interrupt the iSBC 544 by writing into the base address of the shared dual port memory accessable to the system. The Flag Interrupt is then cleared by the iSBC 544 when the on-board processor reads the base address. This interrupt provides an interrupt link between a bus master and intelligent slave (see System Programming). Eight inputs from the serial ports are monitored to detect a ring indicator and carrier detect from each of the four channels. These eight interrupt sources are summed to a single interrupt level of the 8085A CPU. If one of these eight interrupts occur, the 8155 PPI can then be interrogated to determine which port caused the interrupt. Finally, a jumper selectable Power Fail Interrupt is available from the MULTIBUS to detect a power down condition.

8085 Interrupt — Thirteen of the twenty-two interrupt sources are available directly to four interrupt inputs of the on-board 8085A CPU. Requests routed

to the 8085A interrupt inputs, TRAP, RST 7.5, RST 6.5 and RST 5.5 have a unique vector memory address. An 8085A jump instruction at each of these addresses then provides software linkage to interrupt service routines located independently anywhere in the Memory. All interrupt inputs with the exception of the TRAP may be masked via software.

8259A Interrupts - Eight interrupt sources signaling transmitter and receiver ready from the four USARTs are channeled directly to the Intel 8259A PIC. The PIC then provides vectoring for the next eight interrupt levels. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts transmitter and receiver interrupts from the four USARTs. It then determines which of the incoming requests is of highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. The output of the PIC is applied directly to the INTR input of the 8085A. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. When the 8085A responds to a PIC interrupt, the PIC will generate a CALL instruction for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. Interrupt response to the PIC is software programmable to a 32- or 64-byte block of memory. Interrupt sequences may be expanded from this block with a single 8085A jump instruction at each of these addresses.

Interrupt Output — In addition, the iSBC 544 board may be jumper selected to generate an interrupt from the on-board serial output data (SOD) of the 8085A. The SOD signal may be jumpered to any one of the 8 MULTIBUS interrupt lines (INTO/-INT7/) to provide an interrupt signal directly to a bus master.

Power-Fail Control

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 Power Supply or equivalent.

Expansion Capabilities

When the iSBC 544 board is used as a single board communications controller, memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUSTM compatible expansion boards. In this mode, no other bus masters may be configured in the system. Memory may be expanded to a 65K byte capacity by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expan-



sion boards. Furthermore, multiple iSBC 544 boards may be included in an expanded system using one iSBC 544 board as a single board communications computer and additional controllers as intelligent slaves.

System Programming

In the system programming environment, the iSBC 544 board appears as an additional RAM memory module when used as an intelligent slave. The master CPU communicates with the iSBC 544 board as if it were just an extension of system memory. Because the iSBC 544 board is treated as memory by the system, the user is able to program into it a command structure which will allow the iSBC 544 board to control its own I/O and memory operation. To enhance the programming of the iSBC 544 board, the user has been given some specific tools. The tools are: 1) the flag interrupt, 2) an on-board RAM memory area that is accessible to both an offboard CPU and the on-board 8085A through which a communications path can exist, and 3) access to the bus interrupt line.

Flag Interrupt — The Flag Interrupt is generated anytime a write command is performed by an off-board CPU to the base address of the iSBC 544 board's RAM. This interrupt provides a means for the master CPU to notify the iSBC 544 board that it wishes to establish a communications sequence. In systems with more than one intelligent slave, the flag interrupt provides a unique interrupt to each slave outside the normal eight MULTIBUS interrupt lines (INTO/-INT7/).

On-Board RAM — The on-board 16K byte RAM area that is accessible to both an off-board CPU and the on-board 8085A can be located on any 4K boundary in the system. The selected base address of the iSBC 544 RAM will cause an interrupt when written into by an off-board CPU.

Bus Access — The third tool to improve system operation as an intelligent slave is access to the MULTIBUS interrupt lines. The iSBC 544 board can both respond to interrupt signals from an off-board CPU, and generate an interrupt to the off-board CPU via the MULTIBUS.

System Development Capability

The development cycle of iSBC 544 board based products may be significantly reduced using the Intellec series microcomputer development systems. The Intellec resident macroassembler, text editor, and system monitor greatly simplify the design, development and debug of iSBC 544 system software. An optional ISIS-II diskette operating system pro-

vides a linker, object code locater, and library manager. A unique in-circuit emulator (ICE-85) option provides the capability of developing and debugging software directly on the iSBC 544 board.

SPECIFICATIONS

Serial Communications Characteristics

Synchronous — 5-8 bit characters; automatic sync insertion; parity.

Asynchronous — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection; break character detection.

Baud Rates

Frequency (KHz) ⁽¹⁾ (Software	Baud Rate (Hz)(2)			
Selectable)	Synchronous	Asynchronous		
- (sassos brand-	io) MAR oleus	÷16	÷ 64	
153.6	- Artifect	9600	2400	
76.8	una) n an e olm	4800	1200	
	38400	2400	600	
shem ed 19.2 setyd >	19200	1200	300	
9.6	9600	600	150	
4.8	4800	300	75	
6.98	6980		110	

NOTES:

1. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

2. Baud rates shown here are only a sample subset of possible software programmable rates available. Any frequency from 18.75 Hz to 614.4 KHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as a frequency divider).

8085A CPU

Word Size — 8, 16 or 24 bits/instruction; 8 bits of data

Cycle Time — 1.45/µs ± 0.01% for fastest executable instruction; i.e., four clock cycles.

Clock Rate - 2.76 MHz ± 0.1%

System Access Time

Dual port memory - 740 ns

NOTE:

Assumes no refresh contention.



Memory Capacity

On-Board ROM/PROM - 4K, or 8K bytes of user installed ROM or EPROM

On-Board Static RAM — 256 bytes on 8155

On-Board Dynamic RAM (on-board access) -16K bytes. Integrity maintained during power failure with user-furnished batteries (optional)

On-Board Dynamic RAM (MULTIBUS access) — 4K, 8K, or 16K bytes available to bus by swtich selection

Memory Addressing

stop bits; false start bit detec-

On-Board ROM/PROM - 0-0FFF (using 2716 EPROMs or masked ROMs); 0-1FFF (using 2732A EPROMS)

On-Board Static RAM — 256 bytes: 7F00-7FFF

On-Board Dynamic RAM (on-board access) -16K bytes: 8000-BFFF.

On-Board Dynamic RAM (MULTIBUS® access) any 4K increment 00000-FF000 which is switch and jumper selectable. 4K, 8K or 16K bytes can be made available to the bus by switch selection.

I/O Capacity

Serial — 4 programmable channels using four 8251A USARTS TELESCOPE STEEL BUILD OF YOR STEEL STEEL

Parallel — 10 programmable lines available for Bell 801 ACU, or equivalent use. Two auxiliary jumper selectable signals

I/O Addressing

On-Board Programmable I/O

Port	Data	Control
USART 0	able instruction: i.e.	D1
USART 1	D2 seio	D3
USART 2	D4 SHM as s	D5
USART 3	D6	D7
8155 PPI	E9 (Port A)	E8
	EA (Port B)	System Ac
	EB (Port C)	

Interrupts

Address for 8259A Registers (Hex notation, I/O address space)

Interrupt request register

In-service register

E7 Mask register

Command register are more metays ent all E6

Block address register and based had call E7 E6 Status (polling register)

ment metava to notan NOTE: total arew till as his

Several registers have the same physical address: Sequence of access and one data bit of the control word determines which register will respond.

Interrupt levels routed to the 8085 CPU automatically vector the processor to unique memory loca-The tools are: 1) the flag interrupt, 2) an on-:enoit

24 of TRAP and A888A bread-no eff bas USD bread

3C c RST-7.5 (£ bas Jaixe aso disg anotisoinummed

34 RST 6.5

2C RST 5.5

Timers only to assess address of UPO based

Addresses for 8253 Registers (Hex notation, I/O address space) alteriaummon a delidate of sedenic

Programmable Interrupt Timer One

D8	Timer 0	BDG0
D9 3U	SITUTIMENT & Isamon ent	BDG1
DA	Timer 2	BDG2
DB	Control register	

common able Interested Times Torre

ogramma	able interrupt rimer i	WO
DC	Timer 0	BDG3
DD	Timer 1	BDG4
DE	Timer 2	TINT
DF	Control register	

Address for 8155 Programmable Timer

E8	Control	
	Timer (LSB)	TINTO
ED	Timer (MSB)	TINTO

Input Frequencies — Jumper selectable reference 1.2288 MHz \pm 0.1% (0.814 μ s period nominal) or 1.843 MHz ±0.1% crystal (0.542 µs period, nomi-



Output Frequencies (at 1.2288 MHz)

Function	Single Timer/Counter		Dual Timer/Counter (two timers cascaded)	
	Minament	PSR I Max	Min	Мах
Real-Time Interrupt Interval	1.63 μs	53.3 μs	3.26 µs	58.25 min
Rate Generator (frequency)	18.75 Hz	614.4 KHz	0.00029 Hz	307.2 KHz

Interfaces

Serial I/O — EIA Standard RS232C signals provided and supported:

Carrier Detect	Receiver Data
Clear to Send	Ring Indicator
Data Set Ready	Secondary Receive Data*
Data Terminal Ready	Secondary Transmit Data *
Request to Send	Transmit Clock
Receive Clock	Transmit Data
	DTE Transmit clock

* Optional if parallel I/O port is not used as Automatic Calling Unit.

Parallel I/O — Four inputs and eight outputs (includes two jumper selectable auxiliary outputs). All signals compatible with EIA Standard RS232C. Directly compatible with Bell Model 801 Automatic Calling Unit, or equivalent.

MULTIBUS — Compatible with iSBC MULTIBUS.

On-Board Addressing

All communications to the parallel and serial I/O ports, to the timers, and to the interrupt controller, are via read and write commands from the on-board 8085A CPU.

Auxiliary Power

An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Connectors

Interface	Pins (qty)	Centers (in.)	Mating Connectors
Bus	86	0.156	Viking 2KH43/9AMK12
Parallel I/O	50 weg XU	0.1 A not , vino M	3M 3415-000 or AMP 88083-1
Serial I/O	26	en al Inama	3M 3462-000 or AMP 88373-5

Memory Protect

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during the system power-down sequences.

Bus Drivers

Function	Characteristic	Sink Current (mA)
Data	Tri-state	50
Address	Tri-state	15
Commands	Tri-state	32

NOTE:

Used as a master in the single board communications computer mode.

Physical Characteristics

Width: 30.48 cm (12.00 inches)
Depth: 17.15 cm (6.75 inches)
Thickness: 1.27 cm (0.50 inch)
Weight: 3.97 gm (14 ounces)

Electrical Characteristics

DC Power Requirements

Current Requirements					
Configuration	V _{CC} = +5V ±5% (max)	V _{DD} = ± 12V ± 5% (max)	$V_{BB} = -5V(3) \pm 5\%$ (max)	$V_{AA} = -12V \pm 5\%$ (max)	
With 4K EPROM (using 2716)	I _{CC} = 3.4A max	I _{DD} = 350 mA max	I _{BB} = 5 mA max	I _{AA} = 200 mA max	
Without EPROM	3.3A max	350 mA max	5 mA max	200 mA max	
RAM only(1)	390 mA max	176 mA max	5 mA max	and Als UN lanes the the sound but he	
RAM ⁽²⁾ refresh	390 mA max	20 mA max	5 mA max Receiver Data	Carrier Datect	

NOTES

1. For operational RAM only, for AUX power supply rating.

2. For RAM refresh only. Used for battery backup requirements. No RAM accessed.

3. V_{BB} is normally derived on-board from V_{AA}, eliminating the need for a V_{BB} supply. If it is desired to supply V_{BB} from the bus, the current requirement is as shown.

Environmental Characteristics

Operating Temperature: 0°C to 55°C (32°F to 131°F) Relative Humidity: To 90% without condensation

Reference Manual

502160 — iSBC 544 Intelligent Communications Controller Board Hardware Reference Manual (NOT SUPPLIED)

Sink Current (mA)	Characteristic	Function
	etote-hT	
	Tri-state	
	Tri-5'ale	

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

iSBC 544 Intelligent Communications Control-

ler


An audilary power bus is provided to allow separate bower to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.



iSBC® 548 HIGH PERFORMANCE TERMINAL CONTROLLER

- Intelligent Slave Commission Board
- 8 Serial RS232 Communication Channels
- 8 MHz 80186 Microprocessor
- Supports Full Duplex Asynchronous
 Transmissions
- 128K Bytes Zero Wait State DRAM (32K Dual Port)
- Two 28-Pin JEDEC PROM Sites for up to 64K Zero Wait State EPROM
- Individual Software Programmable
 Baud Rate Generation for Each
 Channel
- Resident Firmware for Terminal and Modem Control

The iSBC® 548 High Performance Terminal Controller is an intelligent 8-channel single board computer for asynchronous terminal control applications. The iSBC 548 MULTIBUS® I board adds the power of a 8 MHz 80186 microprocessor to the Intel line of OEM communication controllers. Acting as an intelligent slave for communication expansion, this board provides a high performance, low cost solution for multi-user systems.



UPERATING ENVIRONMENT

The iSBC 548 board is designed to be a terminal/cluster controller. A terminal controller offloads the system processor of communication message handling. (See Figure 1.) The dual-port RAM provides an on-board buffer to handle incoming and outgoing messages at data rates up to 19.2K baud. The firmware supplied on the iSBC 548 Communications Controller supports 8 asynchronous RS232 serial channels, provides modem control and performs power-up diagnostics. Each serial channel can be individually programmed for different baud rates to allow system configurations with differing terminal types.




Figure 1. Terminal/Cluster Controller Application

telligence to handle communication functions normally assigned to the system CPU, freeing the bus master to perform other system functions. This distribution of intelligence results in optimizing system performance.

ARCHITECTURE

The three major functional areas are Serial I/O, CPU and Memory (see Figure 2.)

Serial I/O

Four 82530 Serial Communications Controllers (SCCs) provide eight channels of half/full duplex serial I/O. Configurability of the 82530 allows the user to configure it to handle all asynchronous data formats regardless of data size, number of start or stop bits, or parity requirements. The synchronous transmission features of the 82530 are not supported. An on-chip baud rate generator allows independent baud rates on each channel. The serial lines can be brought to the back-panel via two 40-pin shell connectors and ribbon cable.

Central CPU

The 80186 central processor component provides high performance, flexibility and powerful processing. Software for the 8088 and 8086 is upward compatible with the 80186. The 80186/82530 combina-




Figure 2. iSBC® 548 Functional Block Diagram



tion with on-board PROM/EPROM sites, and dualport RAM provide the intelligence and speed to manage multi-user communications.

Memory

There are three areas of memory on-board; private RAM, dual-port RAM and EPROM. The iSBC 548 Communications Controller contains 128K bytes of on-board RAM, 32K bytes of which is dual-port RAM this is addressable by the 80186 on-board. The dual port memory is configurable in a 16M byte address space on 32K byte boundaries as addressed from the MULTIBUS port. The starting address is jumper selectable.

The third area of memory is EPROM memory expansion. Two 28-pin JEDEC sockets are provided. These sockets come populated with two EPROMs which contain the controller firmware. The boards can support 2764, 27128 and 27256 EPROMs, giving a total capacity of 64K bytes. The EPROM runs with zero wait states if EPROMS of access times 250 ns or less are used. No jumper changes are needed to access different size EPROMs.

OPERATING SYSTEM SUPPORT

For those applications needing a real time, multitasking operating system, Intel offers the iRMXTM 86 and iRMX 286 Operating Systems. The iRMX operating systems are particularly well suited for applications where the processor is simultaneously controlling multiple, real-time interrupt-intensive processes. Typical applications include machine and process control, data acquisition, signal processing, and front-end processing.

Intel also offers the XENIX* 286 Operating System which is designed for those applications needing an interactive, multiple user system. Intel's XENIX operating system is a fully licensed derivative of UNIX*, enhanced by Intel to provide device driver support for Intel board and component products plus other features that yeild greater flexibility, increased reliability, and easier configurability. Typical applications include distributed data processing, business data processing, software development and engineering or scientific data analysis.

FIRMWARE

The iSBC 548 High Performance Terminal Controller is supplied with resident firmware that supports 8

*XENIX is a trademark of Microsoft Corporation *UNIX is a trademark of Bell Laboratories RS232C asynchronous serial channels. In addition, power-up confidence tests are also included to provide a quick diagnostic service.

Asynchronous Serial Channel Support

Supports the serial channels in asynchronous mode. Parameters such as baud rate, parity generation, parity checking and character length can be programmed independently for each channel.

Limited Modem Control

The firmware provides software control of the Data Terminal Ready (DTR) line on all channels. Transitions on the Carrier Detect (CD) line are sensed and reported to the host CPU. Clear to Send (CTS) and Carrier Detect (CD) can be set to gate iSBC 548 transmissions and receptions respectively. Data Set Ready (DSR) and Ring Indicator (RI) are sensed.

Block Data Transfer

The firmware relieves the host of character-at-a-time interrupt processing. The iSBC 548 board accepts blocks of data for transmissions and interrupts the processor only when the entire block is transmitted.

Download and Execute Facility

Provides a capability for the host CPU to load code in the address space of the iSBC 548 board and for the iSBC 548 board to start executing at any address in its address space.

Power Up Confidence Tests

On board reset, the firmware executes a series of tests to establish that crucial components on the board are functional.

MULTIBUS® INTERFACE

The iSBC 548 Controller Board operates as an intelligent slave using a flag byte signalling mechanism. This mechanism provides an interrupt handshake from the MULTIBUS System Bus to the on-board processor and vice-versa.



SPECIFICATIONS

Serial Communications Characteristics

ASYNCHRONOUS ONLY

6-8 bit character length
1, 1½, or 2 stop bits per character
Parity
Programmable clock
Break generation
Framing error detection

BAUD RATES 1100 STEW TOS SERVICED STEWARTS OF THE

The on-board firmware can automatically detect and set baud rates of 150, 300, 600, 1200, 2400, 4800, 9600 and 19200. Other baud rates can be set by the host.

SERIAL RS232C SIGNALS SUPPORTED

CD	Carrier Detect
RXD	Receive Data
TXD	Transmit Data
DTR	Data Terminal Ready
SG	Signal Ground
DSR	Data Set Ready
RTS	Ready to Send
CTS	Clear to Send
RI	Ring Indicator

These signals are supported by the iSBC 548 Controller and on-board firmware. All signals may not be supported by the host operating system.

Memory

On-Board RAM: 128K bytes total

Private RAM: 96K bytes

Dual Port RAM: 32K bytes, can be addressed from MULTIBUS interface at any 32K boundary between 80000H and F80000H and between F80000 and FF80000.

EPROM OPTIONS

Component	On-Board Capacity	Start Address	
2764	16K	FC000H	
27128	32K	F8000H	
27256	64K	F0000H	

MULTIBUS® System Bus Interface

The iSBC 548 board meets MULTIBUS (IEEE 796) bus specification D16 M24 I16 VO E.

Environmental Characteristics

Temperature: 0 to 55 degrees Centigrade at 200 Linear Feet/Minute (LFM) Air Velocity

Humidity: 5% to 90%, non-condensing (25 to 70 degrees Centigrade)

Physical Characteristics

Width: 30.48 cm (12.00 in)
Length: 16.87 cm (6.75 in)
Height: 1.27 cm (0.50 in)
Weight: 400 gm (14 oz)

Power Requirements

Maximum Power Required per Voltage				
Voltage (Volts)	Current (Amps)	Power (Watts)		
+5	3.49	17.5		
+12	0.14	1.7		
-12	0.11	1.3		

ORDERING INFORMATION

Part Number Description

ISBC 548 8 Channel High Performance Terminal Controller

Reference Manuals

ISBC® 548 High Performance Terminal Controllers Hardware Reference Manual—Order Number 122704-001




iSBC® 561 SOEMI (Serial OEM Interface)

- Dedicated I/O Controller Provides a
 Direct Connection of MULTIBUS®Based Systems to an IBM 9370 or 4361
 Mainframe Host or to any IBM System/
 370 via an IBM 3174 Subsystem Control
 Unit via IBM's SOEMI (Serial OEM
 Interface) Protocol
- Physical Interface is via IBM 3270 Coax with a Maximum Distance of 1.5 km
- Maximum Transmission Rate of 2.36 Megabits/Second
- Dual I/O Processors Manage Both SOEMI and MULTIBUS® Interfaces

- Includes a SMC-to-BNC Cable
 Assembly to Attach into the IBM 3270
 Information Display System
- On-Board Diagnostic Capability
 Provides Operational Status of Board
 Function and Link with the Host
- Supported by a Complete Family of Single Board Computers, Memory, Digital and Analog I/O, Peripheral and Graphics Controllers' Packaging and Software

The Intel iSBC 561 SOEMI (Serial OEM Interface) Controller Board is a member of Intel's family of single board computers, memory, I/O, peripheral and graphics controller boards. It is a dedicated intelligent I/O controller on a MULTIBUS form-factor printed circuit card. The board allows OEMs of MULTIBUS-based systems a direct, standard link to an IBM 9370 Information System, to an IBM System 4361, or to any IBM System/370 attached to an IBM 3174 Subsystem Control Unit via the SOEMI (Serial OEM Interface). The iSBC 561 Controller also provides IBM System/370 users access to the broad range of applications supported by hundreds of MULTIBUS vendors.

The SOEMI interface is comprised of an IBM System/370 programming interface and an IBM 3270 coax interface. It is a flexible, high speed, point-to-point serial interface offered as a feature on the IBM 9370 and 4361 processor families and on the 3174 Subsystem Control Unit. The iSBC 561 SOEMI Controller Board contains two processors and provides the necessary intelligence for conversion, control functions, and buffer management between the IBM mainframe and the MULTIBUS system. This board allows an IBM user to distribute control and information to MULTIBUS compatible systems for a variety of applications including factory automation, data acquisition, measurement, control, robotics, process control, communications, local area networking, medical instrumentation, and laboratory automation.



290114-

*IBM is a trademark of International Business Machine Corp.

SUEMI INTERFACE UVERVIEW

The Serial OEM Interface (SOEMI) is a new means of connecting Original Equipment Manufacturer (OEM) MULTIBUS-based systems and subsystems to an IBM System/370 mainframe. Previously, the only low-cost way to attach non-IBM equipment into the IBM mainframe environment was to use 3270 emulation software and hardware adaptors. This type of interface is low-speed (approx. 19.6K bits/ sec.) and not very flexible as to the type and format of data that can be transferred. The 3270 emulators must mimic the device formats of the displays and printers that are typically attached on this interface; stripping out command characters, carriage return and line feed characters, etc. The SOEMI interface is available on; the IBM 9370, the IBM 4361, and the 3174 Subsystem Control Unit model 1L. The SOEMI Protocol is much faster and more flexible, in that any type of raw data or formatted data may be sent across the connecting coax cable.

The SOEMI attachment into the MULTIBUS system architecture, via the iSBC 561 SOEMI Controller Board, extends the attachment capabilities of the IBM 9370, 4361 and 3174 to a variety of systems, boards, and I/O devices provided by other manufacturers. Figure 1 is an example of the variety achievable on Intel's MULTIBUS (IEEE 796) system architecture.

The SOEMI interface utilizes the System/370 Programming Interface on the IBM 9370, 4361 and 3174 to create the protocols and formats required by a given application for connection to and communication with virtually any type of OEM device.

ne system/3/0 Programming Interface provides the standard System/370 I/O instructions for exchanging data between the host and the MULTIBUS-based system. System/370 applications see MULTIBUS system memory as one or more entities called "spaces." The System/370 host system program writes to and reads from these spaces. The user can define the number of spaces or the layout of fields in the SOEMI interface at his discretion and as required by the application and the MULTIBUS system configuration.

The 3270 coax interface provides the physical connection between the OEM MULTIBUS system and the IBM host. The coax cable (type RG62AU) can operate over a distance of 1.5 kilometers at a maximum transfer rate of 2.3587 Mbits/second. The distance of 1.5 kilometers can be increased to a maximum of 3 kilometers by installing an IBM 3299 Terminal Multiplexer (repeater) between the IBM 9370, 4361 or 3174 and the MULTIBUS system. The protocol at the coax interface includes a polling mechanism, a set of Write and Read commands, and requires a buffer with an address register at the OEM controller end.

The connection to the IBM 4361 is made via the IBM 3270 Information Display System's Display/Printer Adapter (DPA) and/or Work Station Adapter (WSA) coax ports. The DPA can drive up to sixteen 3270/ SOEMI coax ports, and is the standard configuration. The WSA is an optional add-on to the IBM 4361 that increases the total number coax ports supported to 40. The connection to the IBM 9370 is made via the Workstation Subsystem Controller feature, and a workstation adapter which can connect up to




Figure 1. IBM 4361-to-MULTIBUS® Attachment Capability Block Diagram



6 SOEMI ports. This can be increased to 32 ports using optional terminal multiplexers. The connection to the IBM 3174 model 1L is made via IBM dual-purpose connectors (DPC) which can connect up to 4 SOEMI ports. This can be increased to 32 ports using terminal multiplexer adapters. A typical configuration can support an aggregate data rate of approximately 45K Bytes/second (approx. 360K bits/second).

OPERATING ENVIRONMENT

The iSBC board functions as a slave to the host mainframe, reacting and executing under System/370 program control as as mainframe resource. In addition, it has a full multimaster MULTIBUS interface that allows the board to arbitrate for

bus ownership, generate bus clocks, respond to and generate interrupts, etc. With the iSBC 561 controller connected to the mainframe, all MULTIBUS system resources are available to the IBM host program/controller. From the IBM side, the mainframe is capable of accessing the entire 16 MBytes of MULTIBUS system memory, 64K Bytes of I/O space, and all on-board resources of the iSBC 561 board. Other intelligent MULTIBUS boards access iSBC 561 controller services through normal interrupt mechanisms.

Using the SOEMI interface in a relatively low-level application may simply require the user to write System/370 application control programs that reside in the IBM mainframe. A more elaborate implementation would also involve application programs that reside in the MULTIBUS system under its "native" op-




Figure 2. iSBC® 561 SOEMI (Serial OEM Interface) Controller Board Functional Block Diagram



erating environment (i.e., iRMX or XENIX operating systems) and an end-to-end protocol that ties both sets of application programs together.

ARCHITECTURE TO STATE OF THE ST

The iSBC 561 board is functionally partitioned into three major sections: the front-end section, the common section, and the back-end section (see Figure 2).

Front-End Processor Section:

The front-end section of the iSBC 561 Controller board interfaces with the IBM mainframe via the IBM 3270 Information Display System, and consists of an 8X305 Signetics microcontroller, the 8X305 instruction memory, and the coaxial interface. The 8X305 executes the coax commands and places the structured field's instructions in shared memory buffers for subsequent execution by the back-end processor. The front-end instruction memory consists of three 2K x 8-bit PROMs which provide the instruction code for the 8X305 processor and the information needed to generate the various control signals required by the 8X305 to elicit system functions. The information contained in each PROM is not modifiable by the user. The coaxial interface is based on a DP8340 transmitter component that converts 8-bit parallel data received from the front-end processor to a 12-bit serial stream, and a DP8341 receiver component, that converts a 12-bit serial stream of data from the mainframe to parallel data with separated command and parity bits.

Common Section: Shared Memory Buffer

The common section of the iSBC 561 board consists of two 8-bit, bi-directional message registers and a 16K x 8-bit static RAM shared buffer. This shared memory buffer between the front-end processor and the back-end processor is the resource for transferring information and control messages between the IBM host and the MULTIBUS system.

Back-End Processor Section: MULTIBUS® Interface

The back-end section of the board provides an intelligent interface to the MULTIBUS system bus, and consists of the 8086-2 microprocessor, local memory, bus interface circuitry, and memory-mapped logic. The 8086 processor is capable of either retrieving information the 8X305 placed in the shared buffer, or placing information in the shared buffer, depend-

ing on the direction of the transfer and type of operation or task to be performed. The information is stored in the shared buffer as a set(s) of structured fields. The back-end processor transfers this information by performing 8- or 16-bit data transfers to or from the MULTIBUS system bus, the shared buffer, and the local memory.

The control program for this high-speed, back-end processor is resident in two local ROM sites. The processor also has access to 16K bytes of static RAM for local data storage.

The back-end section interfaces to other MULTIBUS boards through two bus controllers, a bus arbiter, and the address, data, and command buffers for access over the 24 address lines and 16 data lines of the MULTIBUS system bus.

OPERATION FLOW

The commands and information passed along the coax by the IBM host to the iSBC 561 controller represent what is known as a "structured field." The iSBC 561 front-end processor strips out the 12-bit protocol header deposits the remaining structured field(s) in the shared memory buffer, and notifies the back-end processor. The back-end processor then processes these structured fields in order to access the proper MULTIBUS memory space and I/O ports. It then deposits the information or task in the space and notifies the MULTIBUS subsystem master that a transfer has occurred and is awaiting service.

When requiring service, the MULTIBUS system application sends an interrupt to the iSBC 561 board. The board then issues an attention to the mainframe. At this point, the mainframe is under no obligation or time constraint to service the interrupt, and its response is application dependent.

The mainframe issues commands to service the interrupt. The information concerned with the interrupt is then passed through the shared memory and serialized by the iSBC 561 board before being sent to the mainframe. The exact communications protocol used for this end-to-end transfer is defined by the user application programs running in both operating environments.

Interface Connector/Cable Assembly

The cable assembly used to connect the iSBC 561 SOEMI Controller Board to the IBM mainframe or 3174 control unit cable assembly consists of RG180 type cable having an SMC connector on one end (which mates to the iSBC 561 board right angle SMC connector) and a BNC connector on the other end (which mates to the IBM cable assembly connector).



SPECIFICATIONS

Operational Characteristics

Back-end processor — Intel 8086-2/5 MHz

- 20-bit address path; 8/16 bit

data path

Front-end processor— Signetics 8X305/8 MHz

- 16-bit instruction path; 8-bit data path

Serial Transfer Rate - 2.3587 Mbits/second (max.

bit rate)

— 360K bits/second (approx.

aggregate throughput)

Serial Transfer Rate - Binary dipulse (with 12-bit

serial stream)

Memory Capacity - All iSBC 561 controller board memory is available to on-

board firmware only.

Common memory — 16K Bytes of Shared Buffer memory (SRAM @ 0 wait

extended by state access)

8086-2 memory - 16K Bytes of EPROM:

- 16K Bytes of SRAM

- 4K Bytes of Instruction mem-8X305 memory

ory (EPROM)

2K Bytes of Control memory (EPROM)

Physical Characteristics

Width: 30.48 cm (12.00 in) Height: 17.15 cm (6.75 in) Depth: 1.78 cm (0.70 in)

Weight: 510 gm (18 oz)

Electrical Characteristics

DC Power Requirements: Voltage—+5V Current (Max)-6.28A Current (Typ)-5.46A Power Dissipation (Max)-35.5VA

ORDERING INFORMATION

Part Number Description

iSBC 561

SOEMI (Serial OEM Interface) Controller board

Cable Characteristics

Impedance: coax connector—50 ohms (nominal)

external cable (user furnished)-95 ohms (nominal)

Capacitance: 35 pF/ft

Propagation: 1.6 ns/ft

Environmental Characteristics

Operating Temperature: 0° to 55°C at 200 LFM air velocity

Operating Humidity: 10 to 85% non-condensing (0° to 55°C)

Non-Operating Temperature: -40°C to 75°C

Shock: 30G for a duration of 11 ms with 1/2 sinewave Shape. Xee and abutong EJUCOMITALM

Vibration: 0 to 55 Hz with 0.0 to 0.010 inches peak to peak excursion.

Reference Manuals

147048-001- iSBC 561 SOEMI (Serial OEM Interface) Controller Board Hardware Reference Manual (NOT SUPPLIED)

Reference manual may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.


GA33-1585-0 (File No. S370-03-IBM Serial OEM Interface (SOEMI) Reference Manual (NOT SUPPLIED)

Reference manual may be ordered from IBM Advanced Technical Systems; Dept. 3291, 7030-16; Schoenaicherstr. 220; 7030 Boeblingen. Federal Republic of Germany.

SERIAL I/O MULTIMODULE™ BOARD

- **■** iSBX™ Bus Compatible I/O Expansion
- Programmable Synchronous/
 Asynchronous Communications
 Channel with RS232C or RS449/422
 Interface
- Software Programmable Baud Rate Generator
- Two Programmable 16-Bit BCD or Binary Timer/Event Counters
- Four Jumper Selectable Interrupt
 Request Sources
- Accessed as I/O Port Locations
- **Low Power Requirements**
- Single +5V when Configured for RS449/422 Interface
- iSBX Bus On-Board Expansion Eliminates MULTIBUS® System Bus Latency and Increases System Throughput

The Intel iSBX 351 Serial I/O MULTIMODULE board is a member of Intel's new line of iSBX bus compatible MULTIMODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering incremental on-board I/O expansion. The iSBX 351 module provides one RS232C or RS449/422 programmable synchronous/asynchronous communications channel with software selectable baud rates. Two general purpose programmable 16-bit BCD or binary timers/event counters are available to the host board to generate accurate time intervals under software control. The iSBX board is closely coupled to the host board through the iSBX bus, and as such, offers maximum on-board performance and frees MULTIBUS system traffic for other system resources. In addition, incremental power dissipation is minimal requiring only 3.0 watts (assumes RS232C interface).



280236-1



FUNCTIONAL DESCRIPTION

Communications Interface

The iSBX 351 module uses the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) providing one programmable communications channel. The USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The command lines, serial data lines, and signal ground lines are brought out to a double edge connector configurable for either an RS232C or RS449/ 422 interface (see Figure 3). In addition, the iSBX 351 module is jumper configurable for either pointto-point or multidrop network connection.

16-Bit Interval Timers

The iSBX 351 module uses an Intel 8253 Programmable Interval Timer (PIT) providing 3 fully programmable and independent BCD and binary 16-bit interval timers. One timer is available to the system designer to generate baud rates for the USART under software control. Routing for the outputs from the other two counters is jumper selectable to the host board. In utilizing the iSBX 351 module, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or time delay is needed, software commands the programmable timers to select the desired function. The functions of the timers are shown in Table 1. The contents of each counter may be read at any time during system operation.

Interrupt Request Lines

Interrupt requests may originate from four sources. Two interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the host board (i.e., receive buffer is full) or a character has been transmitted (i.e., transmit buffer is empty). In addition, two jumper selectable requests can be generated by the programmable timers.

Installation

The iSBX 351 module plugs directly into the female iSBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly (see Figures 1 and 2).

Table 1. Programmable Timer Functions

Function	Operation
Interrupt on Terminal Count	When terminal count is reached, an interrupt request is generated. This function is useful for generation of real-time clocks.
Programmable One-Shot	Output goes low upon receipt of an external trigger edge and returns high when terminal count is reached. This function is retriggerable.
Rate Generator	Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.
Square-Wave Rate Generator	Output will remain high until one-half the count has been completed, and go low for the other half of the count.
Software Triggered Strobe	Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.
Hardware Triggered Strobe	Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.
Event Counter	On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting "window" has been enabled or an interrupt may be generated after N events occur in the system.




Figure 1. Installation of iSBC® 351 Module on a Host Board




Figure 2. Mounting Clearances (inches)




Figure 3. Cable Construction and Installation for RS232C and RS449/422 Interface

SPECIFICATIONS

I/O Addressing

adicooning			
I/O Address for an 8-Bit Host	I/O Address for a 16-Bit Host	Chip Select	Function
X0, X2, X4 or X6	Y0, Y4, Y8 or YC	8251A USART	Write: Data Read: Data
X1, X3, X5 or X7	Y2, Y6, YA or YE	MCS0/ Activated (True)	Write: Mode or Command Read: Status
X8 or XC	Z0 or Z8	8253 PIT	Write: Counter 0 Load: Count (N) Read: Counter 0
X9 or XD	Z2 or ZA	MSC1/Activated (True)	Write: Counter 1 Load: Count N Read: Counter 1
XA or XE	Z4 or ZC	niM	Write: Counter 2 Load: Count (N) Read: Counter 2
XB or XF	Z6 or ZE	18.75 Hz 2,34 Hz	Write: Control Read: None

NOTE

- X = The iSBX base address that activates MCS0 & MSC1 for an 8-bit host.
- Y = The iSBX base address that activates MCS0 for a 16-bit host.
- Z = The iSBX base address that activates MCS1 for a 16-bit host.

The first digit, X, Y or Z, is always a variable, since it will depend on the type of host microcomputer used. Refer to the Hardware Reference Manual for your host microcomputer to determine the first digit of the I/O base address.

The first digit of each port I/O address is listed as "X" since it will change depending on the type of host iSBC microcomputer used. Refer to the Hardware Reference Manual for your host iSBC microcomputer to determine the first digit of the I/O address.

Word Size

Data-8 bits

Access Time

Read-250 ns max Write-300 ns max

NOTE:

Actual transfer speed is dependent upon the cycle time of the host microcomputer.

Serial Communications

Synchronous-5-8-bit characters; internal character synchronization; automatic sync insertion; even, odd or no parity generation/detection.

Asynchronous—5-8-bit characters; break character generation and detection; 1, 11/2, or 2 stop bits; false start bit detection; even, odd or no parity generation/detection.

Interval Timer and Baud Rate Generator

Input Frequency (selectable):

1.23 MHz ±0.1% (0.813 µs period nominal) 153.6 kHz ±0.1% (6.5 μs period nominal)

Sample Baud Rate

8253 PIT ⁽¹⁾ Frequency (kHZ,	8251 USART Baud Rate (Hz)(2)			
Software Selectable)	Synchronous	As	synchronous	
d RS445/422 Interface	Installation for RS232C an	notto ÷ 16	olded .C sum ÷ 64	
307.2		19200	4800	
153.6	_	9600	2400	
76.8		4800	1200	
38.4	38400	2400	600	
19.2	19200	1200	300	
9.6	9600	600	150	A O
4.8	4800	300	75	
2.4	2400	150	tabli Sid-6 na	
1.76	1760	110	NA DA DA	

NOTES:

1. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

2. Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as frequency divider).

Output Frequency

Readt Counter 1	Rate Generator (Frequency)		Real-Time Interrupt (Interval)	
Load: Count (N)	Min	Max	Min	Max Max
Single Timer(1)	18.75 Hz	614.4 kHz	1.63 μs	53.3 ms
Single Timer(2)	2.34 Hz	76.8 kHz	13.0 μs	426.7 ms
Dual Timer ⁽³⁾ (Counters 0 and 1 in Series)	0.000286 Hz	307.2 kHz	3.26 µs	58.25 min
Dual Timer ⁽⁴⁾ (Counters 0 and 1 in Series)	0.0000358 Hz	38.4 kHz	26.0 µs	7.77 hrs

1. Assuming 1.23 MHz clock input. 123 MHz clock input.

2. Assuming 153.6 kHz clock input. The first digit of each port I/O address is listed as "X" eines it will change depending on the live of heat 1300 mis comous



Interrupts

Interrupt requests may originate from the USART (2) or the programmable timer (2).

Interfaces

iSBX Bus-all signals TTTL compatible.

Serial—configurable of EIA Standards RS232C or RS449/422

EIA Standard RS232C signals provided and supported.

Clear to Send (CTS)
Data Set Ready (DSR)
Data Terminal Ready (DTR)
Request to Send (RTS)
Receive Clock (RXC)
Receive Data (RXD)
Transmit Clock (DTE TXC)
Transmit Data (TXD)

EIA Standard RS449/422 signals provided and supported.

Clear to Send (CS)
Data Mode (DM)
Terminal Ready (TR)
Request to Send (RS)
Receive Timing (RT)
Receive Data (RD)
Terminal Timing (TT)
Send Data (SD)

Physical Characteristics

Width: 7.24 cm (2.85 inches)
Length: 9.40 cm (3.70 inches)
Height*: 2.04 cm (0.80 inches)
iSBX 351 Board
2.86 cm (1.13 inches)

iSBX 351 Board and Host Board

Weight: 51 grams (1.79 ounces)

*(See Figure 2)

Serial Interface Connectors

Configuration	Mode(2)	MULTIMODULETM Edge Connector	Cable	Connector(8)
RS232C	DTE	26-pin(5), 3M-3462-0001	3M(3)-3349/25	25-pin(7), 3M-3482-1000
RS232C	DCE	26-pin(5), 3M-3462-0001	3M(3)-3349/25	25-pin(7), 3M-3483-1000
RS449	DTE	40-pin(6), 3M-3464-0001	3M(4)-3349/37	37-pin(1), 3M-3502-1000
RS449	DCE	40-pin(6), 3M-3464-0001	3M(4)-3349/37	37-pin(1), 3M-3503-1000

NOTES:

- 1. Cable housing 3M-3485-4000 may be used with the connector.
- 2. DTE—Data Terminal mode (male connector), DCE—Data Set mode (female connector).
- 3. Cable is tapered at one end to fit the 3M-3462 connector.
- 4. Cable is tapered to fit 3M-3464 connector.
- 5. Pin 26 of the edge connector is not connected to the flat cable.
- 6. Pins 37, 39, and 40 of the edge connector are not connected to the flat cable.
- 7. May be used with cable housing 3M-3485-1000.
- 8. Connectors compatible with those listed may also be used.

Electrical Characteristics

DC Power Requirements

Mode	Voltage	Amps (Max)
RS232C	+5V ±0.25V	460 mA
	+12V ±0.6V	30 mA
	-12V ±0.6V	30 mA
RS449/422	+5V ±0.25V	530 mA

Environmental Characteristics

Temperature: 0°C-55°C, free moving air across the base board and MULTIMODULE board.

Reference Manual

9803190-01— iSBX 351 Serial I/O MULTIMODULE Manual (NOT SUPPLIED)

Reference Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California, 95051.

ORDERING INFORMATION

Part Number Description

SBX 351 Serial I/O MULTIMODULE Board




ISBX™ 354 DUAL CHANNEL SERIAL I/O MULTIMODULE™ BOARD

- Two RS232C or RS422A/449
 Programmable Synchronous/
 Asynchronous Communications
 Channels
- Programmable Baud Rate Generation for Each Channel
- **■** Full Duplex Operation

- iSBX™ Bus Compatible I/O Expansion
- Supports HDLC/SDLC, NRZ, NRZI or FM Encoding/Decoding
- Three Interrupt Options for Each Channel
- **Low Power Requirements**

The Intel iSBX 354 Serial I/O MULTIMODULE board is a member of Intel's line of iSBX compatible MULTI-MODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering incremental on-board I/O expansion. Utilizing Intel's 82530 Serial Communications Controller component, the iSBX 354 module provides two RS232C or RS422A/449 programmable synchronous/asynchronous communications channels. The 82530 component provides two independent full duplex serial channels, on chip crystal oscillator, baud-rate generator and digital phase locked loop capability for each channel. The iSBX board connects to the host board through the iSBX bus. This offers maximum on-board performance and frees the MULTIBUS® System bus for use by other system resources.





FUNCTIONAL DESCRIPTION

Communications Interface

The iSBX 354 module uses the Intel 82530 Serial Communications Controller (SCC) component providing two independent full duplex serial channels. The 82530 is a multi-protocol data communications peripheral designed to interface high speed communications lines using Asynchronous, Byte-Synchronous and Bit-Synchronous protocols to Intel's microprocessor based board and system level products. The mode of operation (i.e. asynchronous or synchronous), data format, control character format, and baud-rate generation are all under program control. The 82530 SCC component can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The command lines, serial data lines, and signal ground lines are brought out to a double edge connector.

The iSBX 354 module provides a low cost means to add two serial channels to iSBC® boards with 8 or 16 bit MULTIMODULE interfaces. In the factory default configuration, the iSBX 354 module will support two RS232C interfaces. With user supplied drivers and termination resistors, the iSBX 354 module can be reconfigured to support RS422A/449 communication interfaces with support on Channel A only for multidrop control from the base board. Both channels can be configured as DTE or DCE with RS232C interfaces.

Interrupt Request Line

The 82530 SCC component provides one interrupt to the MINTRO signal of the iSBX interface. There are six sources of interrupts in the SCC component (Transmit, Receive and External/Status interrupts in both channels). Each type of interrupt is enabled under program control with Channel A having higher priority than Channel B, and with Receive, Transmit




Figure 1. Installation of 2 iSBX™ 354 MULTIMODULE™ Boards on an iSBC® Board




Figure 2. Mounting Technique

and External/Status interrupts prioritized in that order within each channel.

Installation was disk asserted December 1

The iSBX 354 module plugs directly into the female iSBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly. Figures 1 and 2 demonstrate the installation of

the iSBX 354 MULTIMODULE board on a Host Board. Figures 3 and 4 provide cabling diagrams.

Programming Considerations

The Intel 82530 SCC component contains several registers that must be programmed to initialize and control the two channels. Intel's iSBX 354 Module Hardware Reference Manual (Order #146531-001) describes these registers in detail.

RS232C DB-25 CONNECTORS




Figure 3. RS232C Cable Construction

RS422A/449 DB-37 CONNECTORS




Figure 4. RS422A/449 Cable Construction





SPECIFICATIONS AUMAIN BOMBRERS

Word Size se lennado ME XEE -100-12884

Data-8 bits

Clock Frequency and instruction and an arranged outsided.

4.9152 MHz

Serial Communications

Synchronous—Internal or external character synchronization on one or two synchronous characters

Asynchronous—5-8 bits and 1, 1½ or 2 stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection

Sample Baud Rate:

Synchr	Synchronous X1 Clock		
Baud Rate	82530 Count Value (Decimal)		
64000	36		
48000	49		
19200	126		
9600	254		
4800	510		
2400	1022		
1800	1363		
1200	2046		
300	8190		
Asynchr	onous X16 Clock		
Baud Rate	82530 Count Value (Decimal)		
19200	6		
9600	14		
4800	30		
2400	62		
1800	83		
1200	126		
300	510		
110	1394		

INTERFACES

ISBX™ Bus: Meets the iSBX Specification, Compliance Level: D8 F

Serial: Meets the EIA RS232C standard on Channels A and B. Meets the EIA RS422A/449 standard on Channels A and B, Multi-drop capability on Channel A only.

Signals Provided

RS232C DTE	RS232C DCE
-Transmit Data across stuning	
-Receive Data based 3JUCC	-Receive Data
-Request to Send	-Clear to Send
-Clear to Send	-Data Set Ready
-Data Set Ready	-Signal Ground
-Signal Ground	-Carrier Detect
-Carrier Detect	-Transmit Clock (2)
-Transmit Clock (2)	-Receive Clock
-Receive Clock	-Ring Indicator
Data Tambia I Danie High	

-Data Terminal Ready

-Ring Indicator W ON James O Isua

RS422A/449

-Send Data

-Receive Timing

-Receive Data

-Terminal Timing

-Receive Common

I/O Port Addresses

Port Address	Function	
8-Bit 16-Bit		
XO	Read Status Channel B Write Command Channel B	
X2	Read Data Channel B Write Data Channel B	
X4	Read Status Channel A Write Command Channel A	
X6	Read Data Channel A Write Data Channel A	
YO	Read Disable RS422A/449 Buffer Write Enable RS422A/449 Buffer	

NOTES

1. The "X" and "Y" values depend on the address of the iSBX interface as viewed by the base board.

2. "X" corresponds with Activation of the MCS0/interface signal; "Y" corresponds with Activation of the MCS1/interface signal.

Power Requirements

+5V at 0.5A

+12V at 50 mA

-12V at 50 mA

Physical Characteristics

Width: 2.85 inches Length: 3.70 inches Height: 0.8 inches Weight: 85 grams





ENVIRONMENTAL CHARACTERISTICS

Temperature: 0°C to 55°C operating at 200 linear feet per minute across baseboard and MULTIMODULE board

Humidity: To 90%, without condensation

ORDERING INFORMATION

Part Number Description

iSBX 354 Dual Channel I/O MULTIMODULE

Send Data Receive Timing Receive Data Teminal Timing

10 Pert Addresses

	Port Address 8-Bit 16-Bit	
	ΟX	
Read Octa Channel B Write Data Channel B		
Read Status Channel A Write Command Channel A		
Read Deta Chennel A Write Date Channel A		
Read Disable RS422A/449 Buffer Write Enable RS422A/449 Buffer		

NOTES:

1. The "X" and "Y" values depend on the address of the ISBX interlace as viewed by the base board.

2. "X" corresponds with Advention of the MCS0/interlace signal; "Y" corresponds with Activation of the MCS1/Interlace signal.

+ 6V at 0.6A

Physical Characteristics

Length: 3.70 inches
Height: 0.8 inches
Weight: 85 grams

REFERENCE MANUAL

146531-001—iSBX 354 Channel Serial I/O Board Hardware Reference Manual

Reference manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

Synchronous—Internal or external character syne yronization on one or two synchronous characters

Asynchronous—5-8 bits and 1, 11/2 or 2 stop bits per character, programmable clock factor, break detection and generation; parity, overum, and framing error detection

Sample Saud Rate:

Synchronous X1 Clock		
82530 Count Value (Decimal)		
126		
254		
1363		
onous X16 Clock	Asynchri	
82530 Count Value (Decimal)	Baud Rate	
Al		

NTERFACES

SBXTW Bus: Meets the ISBX Specification, Compliance Level: DR F.

Serial: Meets the EIA RS232C standard on Chanrels A and B. Meets the EIA RS422A/449 standard on Channels A and B, Multi-drop capability on Chanrel A only.




iSBC® 186/410 MULTIBUS® II SERIAL COMMUNICATIONS COMPUTER

- Six Serial Communication Channels on a Single MULTIBUS® II Board, Expandable to 10 Channels via ISBX™ Bus Connectors
- High Integration 8 MHz 80186 Microprocessor
- 82258 Advanced DMA Controller Provides 4 Independent High Performance DMA Channels
- Supports RS232C-Only on 4 Channels, RS422A or RS232C Interface Configurable on 2 Channels
- **512K Bytes DRAM Provided**

- MULTIBUS® II iPSB (Parallel System Bus) Interface with Full Message Passing Capability
- Four 28-Pin JEDEC Sites, Expandable to 8 Sites with iSBC® 341

 MULTIMODULE™ for a Maximum of 512K Bytes EPROM
- Two iSBX™ Connectors for Low Cost
 I/O Expansion
- MULTIBUS® II Interconnect Space for Software Configurability and Diagnostics
- Resident Firmware to Support Host-to-Controller Download Capability and Built-In-Self-Test (BIST) Diagnostics

The iSBC 186/410 MULTIBUS II Serial Communications Computer is an intelligent 6-channel communications processor implementing the full, high performance message passing interface of the MULTIBUS II (iPSB) Parallel System Bus. This iSBC board combines an 8 MHz 80186 16-bit microprocessor, with six serial channels (expandable to 10 serial channels on-board via iSBX connectors), up to 512K bytes of DRAM, four 28-pin JEDEC sites, two iSBX connectors, and an 82258 ADMA controller on a single 220 mm x 233 mm (8.7 in. x 9.2 in.) Eurocard printed circuit board. The iSBC 186/410 board supports asynchronous, byte synchronous, and bit-synchronous (HDLC/SDLC) communications protocols on the two full/half duplex RS232C/RS422A channels, and asynchronous-only on the four full/half duplex RS232C-only channels. Acting as a terminal controller or front-end processor, this board adds significant data communications flexibility to an OEM's MULTIBUS II design.





OPERATING ENVIRONMENT

The iSBC 186/410 MULTIBUS II Serial Communications Computer is a powerful data communications sub-system specifically designed to operate in and support the message-based, multi-processor system configurations being implemented on the MULTIBUS II architecture. The board's on-board CPU, an 8 MHz 80186 microprocessor, provides significant intelligence to off-load and distribute the serial communications functions away from one or all of a system's processor boards.

The iSBC 186/410 board was designed with a set of features to address several communications application areas: terminal/cluster controller, or front-end processor.

Terminal/Cluster Controller

A terminal/cluster controller concentrates communications in a central area of a system. Efficient handling of messages coming in or going out of the system requires sufficient buffer space to store messages along with high speed I/O channels to transmit and receive those messages. Sophisticated clus-

ter controller applications also require character and format conversion capabilities to allow attachment of different types of terminals.

The iSBC 186/410 MULTIBUS II Serial Communications Computer is well suited for multi-terminal system applications (see Figure 1). Up to 10 serial channels can be serviced in multi-user or cluster configurations by adding two iSBX 354 Dual Serial Channel MULTIMODULE boards. The on-board 512K byte (expandable to 512K bytes) DRAM array is the buffer area designed to handle incoming and outgoing messages at data rates up to 19.2K baud (asynch). Each serial channel can be individually programmed for different baud rates to allow system configurations with differing terminal types. The onboard 80186 CPU handles the protocols and character manipulation tasks traditionally performed by a system host.

Front-end Processor

A front-end processor off-loads a system's central processor of bandwidth-draining tasks such as data manipulation and text editing of characters collected from the attached serial I/O devices. Since most ter-




Figure 1. Terminal/Cluster Controller Application




Figure 2. Front-End Processor Application

minal and serial I/O devices require flexible interfaces, program code is often dynamically downloaded to the front-end processor from a system CPU. Downloading code requires sufficient memory space for protocol handling and program code. Flow control and interrupt handling requirements need an efficient real time operating software environment to manage the hardware and software resources on the board.

The iSBC 186/410 board features are designed to provide a high performance solution for front-end processor applications (see Figure 2). A large amount of memory is provided for dynamic storage of program code. Two serial channels (as well as four iSBX expansion serial channels) can be configured for links to mainframe systems, point-to-point terminals, modems or multi-drop designs and four serial channels are for terminal communication, asynchronous RS232C operation only.

ARCHITECTURE


The iSBC 186/410 MULTIBUS II Serial Communications Computer consists of six major subsystem areas: Processor, Serial I/O, Memory, General I/O, iPSB bus interface, and Interconnect (see Figure 3).

Processor Subsystem

80186 PROCESSOR

The central processor unit on the iSBC 186/410 board is Intel's 16-bit 8 MHz 80186 microprocessor. The highly integrated 80186 CPU combines several system components onto a single chip (i.e., two Direct Memory Access lines, three Interval Timers, Clock Generator, and Programmable Interrupt Controller). The 80186 instruction set is a superset of the 8086 and maintains object code compatibility while adding additional instructions.

This high performance component manages the board's multi-user, multi-protocol communications operations. Refer to the Microsystem Components Handbook, Order Number 230843-00X, for more detailed information on the hardware operation and requirements of the 80186 microprocessor component.







DIRECT MEMORY ACCESS (DMA) FUNCTION

The iSBC 186/410 board provides 13 channels of DMA to support serial I/O, iPSB interface, and/or iSBX bus transfer operations. The 80186 microprocessor provides two DMA channels, the 82258 Advanced (ADMA) controller supports three "direct" channels of DMA, and the ADMA multiplexer circuit uses the fourth 82258 ADMA channel providing eight additional multiplexed DMA channels. The allocation of the board's DMA channels to on-board resources is listed in Table 1.

Six serial interfaces are provided on the iSBC 186/410 board: two interfaces support full asynchronous, byte-synchronous, and bit-synchronous (HDLC/SDLC) communication and four interfaces support asynchronous-only communication. The two RS422A configurable ports can also be tri-stated to allow multi-drop networks. The board's serial capability can be expanded to 10 channels by adding two iSBX 354 Dual Channel Serial I/O MULTIMODULE boards. Each added iSBX 354 board uses an

Table 1, iSBC® 186/410 Board DMA Channel Allocation

Chanr		Channel Number	DMA Configuration Local Bus Resource	
80186	mory map (see Fig	om bisod (unication Equipment (DCE) pin-out supported by ISBC 188/410	
olni ilg vindow	DMA Channel	orien 0.810 ARG :ese	Half-Duplex High Speed Serial Interface (SCC1 Channel A) (—High Density 15-Pin Connector)	
2	DMA Channel	and for hoce	Full-Duplex Serial Interface (SCC1 Channel A) or SBX1 DMA Request	
82258	ADMA			
3	DMA Channel	0	Input DMA from MPC (Message Passing Coprocessor)	
4	DMA Channel	1	Output DMA to MPC	
5	DMA Channel	2	Half-Duplex High Speed Serial Interface (SCC1 Channel B) (—High Density 15-Pin Connector) or SBX1 DMA REQ	
	DMA Channel	3	Full-Duplex High Speed Serial Interface (SCC1 Channel B) or INT2 DMA REQ from DMA Multiplexer	
DMA I	Multiplexer*			
6	DMA Channel	0	Half-Duplex Serial Interface (SCC2 Chan. A, 9-pin conn.)	
7	DMA Channel	1	Full-Duplex Serial Interface (SCC2 Chan. A)	
8	DMA Channel	2	Half-Duplex Serial Interface (SCC2 Chan. B, 9-pin conn.)	
9	DMA Channel	3	Full-Duplex Serial Interface (SCC2 Chan. B) or SBX1 DMA Request or Half-Duplex SCC1 Channel B.	
10	DMA Channel	4	Half-Duplex Serial Interface (SCC3 Chan. A, 9-pin conn.)	
11	DMA Channel	5	Full-Duplex Serial Interface (SCC3 Chan. A) or SBX2 DMA Reques	
12	DMA Channel	6	Half-Duplex Serial Interface (SCC3 Chan. B, 9-pin conn.)	
13	DMA Channel	A SI ZESHOK (SIZE OF BIL	Full-Duplex Serial Interface (SCC3 Chan. B) or INT1 SBX1 for SBX344	

NOTE:

^{*}ADMA Channel 3 is used to add the DMA Multiplexer.



82530 SCC component to provide two independent full duplex serial channels configurable as either RS232C or RS422A interfaces. It also supports both asynchronous or programmable byte and bit synchronous (HDLC/SDLC) protocols. The HDLC/SDLC interface is compatible with IBM system and terminal equipment and with CCITT's X.25 packet switching interface.

Three 82530 Serial Communications Controllers (SCCs) provide six channels of half/full serial I/O. Two channels are configurable as either RS232C or RS422 on two high density 15-pin female D-shell connectors. Four more channels are RS232C-only using IBM standard 9-pin male D-shell connectors. All six channels directly support the Data Terminal Equipment (DTE) configuration, with the Data Communication Equipment (DCE) pin-out supported by changes in the cable wiring.

The 82530 component is designed to satisfy several serial communications requirements; asynchronous, byte-synchronous, and bit-synchronous (HDLC/

SDLC) modes. The increased capability at the serial controller point results in off-loading a CPU of tasks normally assigned to the CPU or its associated hardware. Configurability of the 82530 allows the user to configure it to handle all asynchronous data formats regardless of data size, number of start or stop bits, or parity requirements. An on-chip baud rate generator allows independent baud rates on each channel.

Memory Subsystem

The iSBC 186/410 board's on-board memory subsystem consists of a large DRAM array and a set of universal memory sites. Access to the on-board memory subsystem resources, as well as off-board iPSB bus access, is accomplished by observing the iSBC 186/410 board memory map (see Figure 4). The mapping occurs within the 1 megabyte memory space of the 80186 microprocessor, and is split into three main areas: DRAM reserved, iPSB window, and EPROM reserved. The first 0 to 512K bytes is always reserved for local DRAM, the next 128K or




Figure 4. iSBC® 186/410 Board Memory Map Diagram



the remaining 384K or 256K byte area is reserved for local EPROM. The iPSB window maps a 128K or 256K byte local memory area into the 4 gigabyte global physical address range of the MULTIBUS II iPSB bus. This window is programmable and allows the 80186 processor to access the complete 4 gigabyte memory space of the iPSB bus.

The board's memory map also supports a 64K byte access window for I/O space between local and iPSB bus access. The 64K bytes of local I/O space is mapped 1-to-1 to the iPSB bus' 64K byte I/O space and is not programmable. The upper 32K bytes access the iPSB bus I/O space, and the lower 32K bytes are reserved for local on-board I/O.

DRAM CAPABILITIES

The iSBC 186/410 board comes standard with a 512K byte DRAM memory array on-board.

EPROM MEMORY

A total of four 28-pin JEDEC universal sites reside on the iSBC 186/410 board. These sockets support addition of byte-wide ROM and EPROM devices in densities from 8K bytes (2764) to 64K bytes (27512) per device. Two of the four sockets contain a pair of 27812 EPROM devices installed at the factory(1). These devices contain 128K bytes of firmware providing both the Host-to-controller download routine and the Built-In-Self-Test (BIST) power-up diagnostics routine. The remaining two sockets allow the user to add either two additional devices or an iSBC 341 EPROM MULTIMODULE for a maximum of 512K bytes. 20172040410 тазтица мыт ниа

On-board built-in self-(:aTON-T) diagnostics provide

(1) These devices may be removed by the user for access to the two 28-pin sites. OBE and no assess

General I/O Subsystem

The I/O subsystem provides timers, interrupt control and two IEEE P959 iSBX connectors for I/O expansion or customization.

PROGRAMMABLE TIMERS AND INTERRUPT CONTROL

The 80186 microprocessor on the iSBC 186/410 board provides three independent, fully programmable 16-bit interval timers/event counters for use by the systems designer to generate accurate time in-

256K bytes (or up to 768K) is the iSPB window, and tervals under software control. The outputs may be independently routed to a PIC to count external events. The system software configures each timer independently and can read the contents of each counter at any time during system operation.

> In a MULTIBUS II system, external interrupts (interrupts originating from off-board) are interrupt type messages over the iPSB bus rather than signals on individual lines. Interrupt type messages are handled by the bus interface logic, the MPC Message Passing Coprocessor chip. The MPC component interrupts the 80186 processor via an 8259A Programmable Interrupt Controller (PIC) indicating a message has been received. This means that 1 Interrupt line can handle interrupts from up to 255 sources.

> Two on-board 8259A PICs are used in a masterslave configuration for processing on-board interrupts. One of the interrupt lines handles the interrupt messages received from the iPSB bus. Table 2 includes a list of devices and functions supported.

ISBXTM BUS I/O EXPANSION & TORRITOGRAPHI

Two 8/16-bit iSBX bus (IEEE P959) connectors are provided for modular, low-cost I/O expansion. The iSBC 186/410 board supports both 8-bit and 16-bit iSBX MULTIMODULEs through these mating, gastight pins and socket connectors. DMA is also supported to the iSBX connectors and can be configured by programming the DMA multiplexor attached to the 82258 ADMA component. The iSBX connectors on the iSBC 186/410 board support a wide variety of standard iSBX compatible boards from Intel and other independent vendors providing add-on functions such as, floppy control, 1/4" tape control, bubble memory, parallel/serial I/O, BITBUSTM interface, math, graphics, IEEE 488, and analog I/O. Custom iSBX module designs are also supported as per the IEEE P959 iSBX bus specification.

iPSB Bus Interface Subsystem

This subsystem's main component is the Message Passing Coprocessor chip. Subsystem services provided by the MPC bus interface component include full message passing support and memory, I/O, and interconnect access to the iPSB bus by the 80186 processor. The single-chip Message Passing Coprocessor is a highly integrated CHMOS device implementing the full message passing protocol and performing all the arbitration, transfer, and exception cycle protocols specified in the MULTIBUS II Architecture Specification Rev. C., Order Number 146077.



ed vem shapled ent. Table 2. iSBC® 186/410 Board Interrupt Devices and Functions of qualify served 200

Device rewiftes metaya	Function in wolding 829 and one pendendend street and one age of the first street and one age	Number of Interrupts
iPSB Bus Interface (MPC) and a supplied to the supplied of the supplied to the supplied of the	Message-Based Interrupt Requests from the iPSB bus via MPC Message Passing Coprocessor	1 interrupt for up to 255 sources
8751 Interconnect Controller	Interconnect Space	1
80186 Timers & Interrupt	Timers 0 and 1 and Interrupt Acknowledge 1	wobah3 seepo
82530 SCCs (3 devices)	SCC #1 and SCC #2 or SCC #3 for Transmit Buffer Empty, Receive Buffer Full, and Channel Errors	AB big access mapped 1-to- pace and is no solves and
iPSB Bus Interface (MPC)	Indicates Transmission Error on iPSB Bus	2K byte are re
82258 ADMA	DMA Transfer Complete	1
IEEE P959 iSBX Bus Connectors (2)	Functions Determined by iSBX Bus MULTIMODULE Boards	4 (2/connector)
IEEE P959 iSBX Bus Connectors (2)	DMA Interrupt from iSBX (TDMA)	MAHO 2 NSI

Interconnect Subsystem ON 2018 MTX881

MULTIBUS II interconnect space is a standardized set of software configurable registers designed to hold and control board configuration information as well as system and board level diagnostics and testing information. Interconnect space is implemented with the 8751 microcontroller and the MPC silicon resident on the iSBC 186/410 board.

The read-only registers store information such as board type, vendor I.D., firmware rev. level, etc. The software configurable registers are used for autosoftware configurability and remote/local diagnostics and testing.

Firmware Capability X82 8389 8331 911 199

HOST/CONTROLLER SOFTWARE DOWNLOAD ROUTINE

Resident in ROM on this controller is a host-to-controller software download routine to support the downloading of communication firmware into the iSBC 186/410 Serial Communication Computer. This loader adheres to the MULTIBUS II Download Protocol and responds to commands issued by software running on a host CPU board. The host CPU passes these commands to the loader via registers defined in the board's interconnect space. A download function, a commence execution function, and an examine local memory function are all provided in the routine. Data transfers are supported by both shared memory systems and message based systems. The top 1K of DRAM on the board is reserved

for the exclusive use of the download program. Host CPUs must not overwrite this area with download commands.

Software on the host is responsible for accessing the iSBC 186/410 board's firmware on disk or from ROM visible to the host and translating it into linear sequences of bytes suitable for downloading (see Figure 5). After downloading the firmware, the host issues a command for the loader routine on the controller to begin execution of the downloaded software.

BUILT-IN SELF-TEST DIAGNOSTICS

On-board built-in self-test (BIST) diagnostics provide a customer confidence test of the various functional areas on the iSBC 186/410 board. The initialization checks are performed by the 8751 microcontroller, while the BIST package is executed by the 80186 microprocessor. On-board tests included in the BIST package are: DRAM, EPROM, 80186, 82530 SCCs, and the MPC.

Additional activities performed include initialization at power-up using the Initialization and Diagnostics Executive and a program table check, a feature allowing users to add custom code in EPROM while still maintaining full use of factory supplied BISTs. Immediately after power-up and initialization of the 8751 microcontroller, the 80186 microprocessor begins its own initialization and on-board diagnostics. Upon successful completion of these activities, the Initialization and Diagnostics Executive invokes the user-defined program table. A check is made of the program table which then executes user-defined custom programs.




Figure 5. Download Routine

The BIST package provides a valuable testing, error reporting and recovery capability on MULTIBUS II boards enabling the OEM to reduce manufacturing and maintenance costs. An LED on the board's front panel indicates the status of power-up diagnostics. It is on when BIST diagnostics start running and is turned off upon successful completion of the BISTs.

SPECIFICATIONS

Word Size

Instruction: 8-, 16-, 24-, 32-, 40-, or 48-bits

Data: 8- or 16-bits

System Clock

CPU: 8.0 MHz

Cycle Time

Basic Instruction: 8.0 MHz-500 ns

NOTE:

Basic instruction cycle is defined as the fastest instruction time (i.e., 4 clock cycles).

Memory Capacity

Local Memory

DRAM—512K bytes on-board (64K x 4-bit devices); 8 sockets provided to support additional 256K bytes

EPROM—Number of sockets—four 28-pin JEDEC

EPROM	Device Size (Bytes)	Max. Memory Capacity
2764	8K	32K bytes
27128	16K	64K bytes
27256	32K	128K bytes
27512	64K	256K bytes

NOTE:

**EPROM Expansion to up to a maximum of 512K bytes is achieved via attachment of the iSBC 341 EPROM (256K byte) MULTIMODULE board.

1/O Capability

Serial—Six programmable serial channels using three 82530 Serial Communications Controller components.



I/O Expansion-Two 8/16-bit IEEE P959 iSBX connectors (DMA supported). (The board supports either two single wide or one double-wide form factor iSBX module(s).)

Timers—Three programmable timers on the 80186 microprocessor.

Input Frequencies-Frequencies supplied by the internal 80186 16 MHz crystal; 82530 SCCs: crystal driven at 9.8304 MHz div. by two; iSBX Connector: crystal driven at 9.8304 MHz.

Serial Communications Characteristics

Synchronous-Internal or external character synchronization on one or two synchronous characters.

Asynchronous-5-8 data bits and 1, 11/2 or 2 stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.

Basic instruction cycle is defined as the fastest in-

Memory Capacity

Baud Rates

(Channels 0, 1)			
d Rate	ED	82530 Count Val	

Baud Rate	82530 Count Value (Decimal)
64000	36
48000	49
19200	126
9600	254
4800	510
2400	1022
1800	1363
1200	2046
300	8190

Asynchronous X16 Clock (Channels 0-5)

Baud Rate	82530 Count Value (Decimal)	
9600 4800 2400 1800	s abbivorg space 6 of Talls en ilsgs y severe 14 ns primogs of M30 ent 30 nstriam bridge of 62 sobri lense sobreonpain 183 nertwork no selection 126 in the berring 510	

Serial Signals/Pin-Outs

OBCBL rig-85 RS232C Interface Pin Assignment for High Density 15-Pin Connectors

J2 Pin	RS-232C Pin Number	RS-232C Signal Name	RS-232C Signal Function
Control Mana		TXD	Transmit Data
32K ighes	2	AOTS RTS	Request To Send
841/1608	3	821128 RXD	Receive Data
128K Lytes	2 3 4 5	872 CTS	Clear To Send
256K tytes	5	RXC RXC	Receive Clock
6	6	DSS	Data Signal Select
ei serve 7sta to mun	ansion to $\sqrt{5}$ to a maxim	MORRE DTR	Data Terminal Ready
SAT EPRISM (255K	CONTRACTOR AND AND AND ADDRESS OF THE PARTY	s div beveldo DSR	Data Set Ready
9	DDULE begut	THUM (BIVIDED	Carrier Detect
10	10	STXC	Transmit Clock
11	11	SGD	Signal Ground
12	12 .	LCLPBK	Local Loopback
prisu 13 misric 1	sines el 13 maggard	RMLPBK	Remote Loopback
ns Control tr com-	Serial Coltmunication	OBESS STATEMEN	Test Mode Indicator
15	15	.atnenocRNG	Not Supported



RS422A Interface Pin Assignment for High Density 15-Pin Connectors

Pin BOS	Signal Name On Board	RS-422A Signal Name	RS-422A Signal Function
1 - 00 2 - 2 - 30 3 - 30 X - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 -	RS42211 RS4229 RS42212	TR (a) (a) (A) (A) (A) (A) (B) (B) (B) (B) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	Transmit Data Control Receive Data Indication Signal Timing Transmit Data
7 184 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RS42290	parture M (b) RD (b) Rd(A (b) Rd(A (b) Rd(A (b)	Control Receive Data Indication Signal Timing Signal Ground Not Used
13 14 15			Not Used Not Used Chassis Ground

NOTE:

The iSBC® 186/40 board does not support the unused signals.

RS232C Interface Pin Assignment for IBM® Compatible 9-Pin Connectors

Pin Number	Signal Name	Function	O In/Out toak
san of	CD VA	Carrier Detect	In
2	RXD	Received Data	ln -
Was 3	TXD	Transmit Data	Out
4	DTR	Data Terminal Ready	Deputy 22 tuon (8.7 inche
5	SG	Signal Ground	Height: 233 mm (9.2 inch
6	DSR	Data Set Ready	ln
7 6.38	RTS	Request To Send	Out
Landanina 8 mortanina	CTS	Clear To Send	Weight: 822 _n pm (29 ounce
9	1100-Jaca Rin shire and	Ring Indicator	Not Supported

Interrupt Capability

Potential Interrupt Sources from iPSB Bus—255 individual and 1 Broadcast

Interrupt Levels—12 vectored requests using two 8259As and 1 input to the master PIC from the slave PIC

Interrupt Requests—All levels TTL compatible

Interfaces Ishee II 2091 JUM Orayear Deer

iPSB Bus-Compliance Level RQA/RPA D16M32

iSBX Bus-Compliance Level D8/16 DMA

Serial I/O—2 ch. RS232C or RS422A compatible, configured DTE only; 4 ch. RS232C IBM compatible only, configured DTE only.

Connectors

Interface	Connector	Part#
iPSB bus (P1)	96-pin DIN, right angle female	603-2-IEC-C096-F
RS232C/ RS422A	15-pin high density, D type, right angle female (see note)	Non-operating: —4 Operating: 0° to: +
RS232C- only	9-pin IBM compatible, D type, right angle male (see note)	Humidity Non-operating—95 non-conducting

NOTE:

The manufacturers below provide connectors which will mate with the connectors supplied on the iSBC 186/410 board front-panel.



Mating Connectors, Shells and Cables Mating Connectors,

Connectors and Shells	Manufacturer	Pins langta	Part No.
High Density D-type Plug (male)	AMP	1508 00	204501-1
High Density D-type Plug (male) D-type Receptacle (female) D-type Receptacle (female)	Positronic AMP ITT-Cannon	9 9 9 9	DD-15M 205203-3 DE-9S
Connector Shells Configuration of the Connector Shells Configuration of the Configuration of the Connector Shells Connector Shells Connector of the Connector Shells Connector She	AMP ITT-Cannon 3M	(For 15 or 9-pin connect. above).	745171-X DE-51218 358-2100
Cable Description	Manufacturer		Part No.
15 Conductor—Shield, Round 15 Conductor—Shield, Round 10 Conductor—Shield, Round 9 Conductor—Shield, Round	Alpha Beldon Alpha Beldon		5120/15 9541 5120/10 9539

NOTE:

All cable referenced is available in 100 ft. minimum lengths.

PHYSICAL DIMENSIONS

The iSBC 186/410 board meets all MULTIBUS II mechanical specifications as presented in the MULTIBUS II Architecture Specification Handbook (#146077, Rev. C)

Eurocard Form Factor

Depth: 220 mm (8.7 inches) Height: 233 mm (9.2 inches)

Front Panel Width: 20 mm (0.76 inches)

Weight: 822 gm (29 ounces)

ENVIRONMENTAL CHARACTERISTICS

Temperature

Inlet air at 200 LFM airflow over all boards
Non-operating: -40°C to +75°C
Operating: 0° to +55°C

Humidity

Non-operating—95% Relative Humidity @ +55°C, non-condensing

Operating—90% Relative Humidity @ +55°C, noncondensing

ELECTRICAL CHARACTERISTICS

The maximum power required per voltage is shown below.

Voltage (volts)	Max. Current (amps)	Max. Power (watts)
+5V	8.22A	43.16W
+12V	150 mA	1.89W
-12V	150 mA	1.89W

REFERENCE MANUALS

iSBC 186/410 Serial Communications Computer User's Guide (#148941-001)

Intel MULTIBUS II Architecture Specification Handbook (#146077)


Manuals may be ordered from any Intel Sales Representative, Distribution Office, or from the Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

ORDERING INFORMATION

Part Number Description

iSBC 186/410 MULTIBUS II Serial Communications Computer





■ VPM 188 ASYNC/BISYNC COMMUNICATION SERVICES

The VPM 188 Async/Bisync Communication Subsystem delivers a wide variety of communication services. IBM mainframe access is provided via emulation of IBM bisync network protocols and devices:

- 3271 Model 2 Cluster Controller, 3277/78 Displays, and 3287 Printers for interactive host access
 780/3780 Remote Job Entry (RJE) Workstation
- for batch host access
- Multileaving HASP RJE Workstation for batch host access

Comprehensive asynchronous communication support is provided, including:

- Async terminal multiplexing either directly attached or remotely connected via dial-up async modems
- Serial printer control
- System-to-system link support through serial async line using UUCP; either directly attached or remotely connected via async modem

VPM 188 ASYNC/BISYNC COMMUNICATION SUBSYSTEM

- Virtual Protocol Machine delivers asynchronous and bisynchronous lines and protocols for Intel XENIX* systems and networks
- ▶ Mainframe link for bost data, application, and report access provided by IBM protocol emulation of HASP, 2780/3780 RJE and 3270 bisync protocols
- Async communications support for terminal multiplexing, serial printers, async modems and serial system-to-system links
- Single bybrid subsystem for very cost effective and flexible multiple service communication support
- ▶ Full menu-driven installation, administration and user interface for ease of use

■ FLEXIBLE MULTILINE CONTROL AND CONFIGURATION

The subsystem controls 8, 10 or 12 communication lines in a wide set of user selected configurations. It allows dynamic selection of line types at install and boot time; the number of bisync lines and protocols and the number of async lines can be configured for specific application requirements. Both interactive and batch mainframe access is supported via emulation of IBM's most popular network and device protocols.

MENU-DRIVEN INTERFACE FOR INTEGRATION AND EASE OF USE

The VPM subsystem's flexibility and power is delivered to users and administrators through a comprehensive menu system. The menus lead users and administrators through installation, generation, administration, and use of the subsystem in a nonconfrontive, easy to use manner. Rapid productivity gains results.



■ ADVANCED SUBSYSTEM FEATURES.

Support for simultaneous operation of multiple mixed line types and bisync protocol emulations is enabled using VPM's dynamic line configuration and protocol downloading features.

OpenNETTM compatible network operation allows bisync emulation services and async communication services to be accessed by remote XENIX and DOS users across OpenNET for cost-effective gateway operation. May require OpenNET Virtual Terminal.

Screen and print data can be moved to any system or network file for subsequent processing by standard XENIX and/or DOS applications. Addition of custom applications can enable IBM compatible distributed DP

■ A SINGLE WORKSTATION FOR ALL PROCESSING AND COMMUNICATION NEEDS

With Intel's powerful VPM communication subsystem, users no longer require multiple workstations for their various tasks. Local department processing, personal computing, mainframe application processing and reporting and inter-user communication can all be accomplished from a single PC or terminal.

■ THE VIRTUAL PROTOCOL MACHINE STANDARD

VPM 188 implements AT&T's specification for a Virtual Protocol Machine for UNIX* systems. Intel's version for XENIX systems goes beyond the VPM standard with hybrid protocol services.

REGISTERED TRADEMARK OF AT&T


TECHNICAL SPECIFICATIONS

3270 Bisync Emulation — 3271 Model 2 Cluster Control Unit, 3277/78 Display, 3287 Printer HASP Emulation — Multileaving HASP RJE Workstations 2780/3780 RJE Emulation — 2780/3780 RJE Workstation Emulation 9600 bps full and half-duplex line support

ORDERING INFORMATION

VPM188DK	The base Virtual Protocol Machine for 188/48 and 188/56 controllers in Intel XENIX systems. Controls 8, 10 or 12 RS232 lines to be async and/or bisync. All async support included. Package includes software and documentation. Prerequisite is XENIX system with iBASE.
HASP188DK	Multileaving HASP RJE workstation emulator. Supports both transparent and non-transparent mode HASP protocols. Package includes HASP emulation software, installation instructions, user guide and administrator guide. Prerequisite is VPM188DK.
RBTE188DK	2780/3780 RJE workstation emulator for Remote Batch Terminal Emulation (RBTE) across bisync lines/net-works. Package includes RBTE emulation software, installation instructions, user guide and administrator guide. Prerequisite is VPM188DK.
3270BSC188DK	3270 bisync emulator for interactive IBM host access. Emulates a 3271 Model 2 Cluster Control Unit and up to seven devices: 3277/78 Model 2 Displays and one 3287 Model 2 Printer. Compatible with OpenNET for cross-net gateway oriented service. Package includes all emulation software, installation instructions, 3277/78 function key templates, user guide and administrator guide. Prerequisite is VPM188DK.
SXM18848	Eight line communication system extension module hardware. Used when no 188/48 or 188/56 exists in system already. Includes all necessary hardware, cabling and documentation,
SXM354 RO	Additional two line communication system extension module hardware. Used to add 2 async lines to 188 based subsystem via daughter board. Includes all necessary hardware, cabling and documentation. Prerequisite is SBC or SXM 188/48.





3270 SNA COMMUNICATION SERVICES

The 3270 Communication Subsystem allows multiple XENIX system users and IBM PC compatibles on an OpenNET network to operate on IBM SNA networks. The subsystem installs in a single non-dedicated XENIX system and runs SNA emulations for system users and OpenNET users. It provides emulation of a 3274 Type 2 Cluster Controller, 3278 Model 2 Displays and 3287 Model 2 Printers. Up to 72 XENIX-NET nodes are supported from a single gateway with 16 simultaneous Logical Unit sessions.

■ SNA COMMUNICATION ENVIRONMENT

This subsystem communicates with the host over dialup, leased, point-to-point, and multidrop lines, coexisting with IBM equipment. Line speeds up to 9600 bps are supported. The subsystem communicates with a variety of IBM hosts (370, 303X, 308X, 43XX), communication front ends (3705, 3725), access methods (VTAM, TCAM) and applications (CICS, CMS, DSPRINT, ISPF, TSO/SPF). No change is required to the host software for connection and operation of the Intel 3270 SNA Subsystem.

3270 SNA COMMUNICATION SUBSYSTEM

- ▶ 3270 SNA/SDLC emulator for Intel XENIX* systems and networks
- Mainframe data and application access
- ► SNA gateway for OpenNET™ LAN users
- ▶ 3274 cluster controller (PU.T2), 3278 display (LU.T2) and 3287 printer (LU.T2) emulation
- Complete menu driven interface and administration delivers ease of use
- > 72 nodes and 16 simultaneous sessions supported

OpenNET-SNA CONTROLLER AND DEVICE EMULATION GATEWAY

The 3270 SNA Communication Subsystem can be distributed across an OpenNET network for optimal gateway services. One network node contains the actual SNA communication processor for 3274 Cluster Controller emulation while other nodes have copies of the device emulators. The dispersed device emulators all access the one gateway node for mainframe SNA communication. Up to 16 users can establish and use SNA sessions simultaneously.

A SINGLE WORKSTATION FOR ALL PROCESSING AND COMMUNICATION NEEDS

With Intel's 3270 SNA Subsystem, users will no longer require multiple workstations for their various tasks. A single terminal or PC can be used to access local applications and data as well as access mainframe data, applications and reports. Intel's SNA emulator is optimized for very cost effective department automation.



ADVANCED SUBSYSTEM FEATURES

Session hold allows a user to temporarily exit or suspend an SNA session to perform other tasks, while maintaining the host connection, and return to the same connection later.

Multiple gateways can exist on a single OpenNET network in those cases where greater than 16 concurrent sessions are required.

Screen and print capture features allow users to easily log screen data from the current session into any file on the network, and spool printer output to any file. Users can process the captured data files further using standard DOS and XENIX applications.

Printer sharing enables the "local copy" device to be specified as any network printer attached to a node with 3287 Printer Emulation.

Complete menu-driven user and administration interface reduces installation and maintenance time and enhances user productivity due to low confrontation. Interactive configuration and terminal definition utilities are included for flexibility in configuring the subsystem for target environments.


For coexistence with Intel's other advanced communication subsystem, VPM 188 Async/Bisync Communication Subsystem, assures that a combination of SNA, Bisync and Async lines can be configured and used.

TECHNICAL SPECIFICATIONS

3270 Base Datastream (3270 DSC) SNA Character String (SCS) 1920 Character Device Buffers **SNA Communication Protocols** SDLC Link Protocols 9600 bps full and half-duplex

■ HIGH PERFORMANCE MULTI-PROCESSOR SUBSYSTEM ARCHITECTURE

The functions of the 3270 SNA Communications Subsystem are optimally distributed across the system bus. The system's central processor offloads the majority of communication tasks to an advanced communication processor which handles most of the emulation. Printer and display emulation, and configuration and operation administration are done by the central CPU while 3274 SNA Cluster Controller emulation, session control and SDLC are implemented in the communication processor. The net result is higher system performance.



■ A COMPLETE, INTEGRATED SNA COMMUNICATION SOLUTION

The 3270 SNA Communication Subsystem is a fully integrated hardware, firmware and software solution which is ready to install and operate in an Intel XENIX system. Complete installation instructions, administrator's guide and user's guide for both XENIX only and Intel's XENIX enhanced with iBASE are included.

> SNA PU Type 2 SNA LU Types 1, 2 and 3

Requires synchronous modem and system to modem cabling in addition to leased or dial-up communication line.

ORDERING INFORMATION

3274SNA88 Complete 3270 SNA Communication Subsystem including: iSBC 88/45-based communication controller (double high) with 256K memory and SDLC firmware, 3274 Cluster Controller emulator firmware for single system or OpenNET network SNA gateway operation, 3270 printer support software, 3278 display emulator software, 3287 printer emulator software and complete documentation.